IP Library Granted Patent US 8,461,680
Granted Patent B2
US 8,461,680 · App. 13/272,034 · Granted Jun 11, 2013

Integrated circuit packaging system with rounded interconnect

Inventors: JoHyun Bae (Seoul, KR); DaeSik Choi (Seoul, KR); SungWon Cho (Icheon-si, KR)
Assignee: Stats Chippac Ltd.
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 8,461,680
App. No.
13/272,034
Granted
Jun 11, 2013
Kind
B2
Abstract

An integrated circuit packaging system includes: a package carrier; an integrated circuit attached to the package carrier; a rounded interconnect on the package carrier; and an encapsulation over the package carrier covering the integrated circuit and exposing the rounded interconnect having a characteristic free of denting.

Claims (33)

1. An integrated circuit packaging system comprising:

a package carrier;

an integrated circuit attached to the package carrier;

a rounded interconnect on the package carrier; and

an encapsulation over the package carrier covering the integrated circuit and exposing the rounded interconnect, wherein the encapsulation has an opening sidewall around a portion of the rounded interconnect.

2. The system as claimed in claim 1 wherein the encapsulation has a laser-ablated mark.

3. The system as claimed in claim 1 wherein the rounded interconnect is a conductive bump on the package carrier.

4. The system as claimed in claim 1 wherein the package carrier is a substrate.

5. An integrated circuit packaging system comprising:

a package carrier;

an integrated circuit attached to the package carrier;

a rounded interconnect on the package carrier; and

an encapsulation over the package carrier covering the integrated circuit and exposing the rounded interconnect, wherein the encapsulation has a top surface, an opening sidewall, and an opening bounded thereby, the opening sidewall at an obtuse angle relative to the top surface and the opening exposing the rounded interconnect.

6. The system as claimed in claim 5 wherein the encapsulation has a laser-ablated mark.

7. The system as claimed in claim 5 wherein the rounded interconnect is a conductive bump on the package carrier.

8. The system as claimed in claim 5 wherein the package carrier is a substrate.

9. An integrated circuit packaging system comprising:

a package carrier;

an integrated circuit attached to the package carrier;

a rounded interconnect on the package carrier; and

an encapsulation over the package carrier covering the integrated circuit and exposing the rounded interconnect, wherein the encapsulation has an opening sidewall; and further comprising:

a stacking joint having a lower portion in contact with the opening sidewall.

10. The system as claimed in claim 9 wherein the encapsulation has a laser-ablated mark.

11. The system as claimed in claim 9 wherein the rounded interconnect is a conductive bump on the package carrier.

12. The system as claimed in claim 9 wherein the package carrier is a substrate.

13. An integrated circuit packaging system comprising:

a package carrier;

an integrated circuit attached to the package carrier;

a rounded interconnect on the package carrier; and

an encapsulation over the package carrier covering the integrated circuit and exposing the rounded interconnect, wherein the encapsulation has a top surface above the rounded interconnect, and wherein the encapsulation has an opening sidewall around a portion of the rounded interconnect, the opening sidewall approximately aligned with the rounded interconnect.

14. The system as claimed in claim 13 wherein the encapsulation has a laser-ablated mark.

15. The system as claimed in claim 13 wherein the rounded interconnect is a conductive bump on the package carrier.

16. The system as claimed in claim 13 wherein the package carrier is a substrate.

Assignments (5)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Sep 3, 2025
From: STATS CHIPPAC PTE. LTD.
To: STATS CHIPPAC MANAGEMENT PTE. LTD.
Reel/Frame 072788/0917 →
CORRECTIVE ASSIGNMENT TO CORRECT THE THE ASSIGNEE'S NAME PREVIOUSLY RECORDED AT REEL: 038378 FRAME: 0235. ASSIGNOR(S) HEREBY CONFIRMS THE ASSIGNMENT. Recorded Sep 1, 2023
From: STATS CHIPPAC LTD.
To: STATS CHIPPAC PTE. LTD.
Reel/Frame 065236/0741 →
RELEASE OF SECURITY INTEREST Recorded Jun 5, 2020
From: CITICORP INTERNATIONAL LIMITED, AS COMMON SECURITY AGENT
To: STATS CHIPPAC, INC.; STATS CHIPPAC PTE. LTD. FORMERLY KNOWN AS STATS CHIPPAC LTD.
Reel/Frame 052850/0237 →
CHANGE OF NAME Recorded Apr 7, 2016
From: STATS CHIPPAC LTD.
To: STATS CHIPPAC PTE. LTE.
Reel/Frame 038378/0235 →
SECURITY INTEREST Recorded Aug 6, 2015
From: STATS CHIPPAC, INC.; STATS CHIPPAC LTD.
To: CITICORP INTERNATIONAL LIMITED, AS COMMON SECURITY AGENT
Reel/Frame 036288/0748 →
Continuity (2)
Continuation 12792629 · Jun 2, 2010
Related Publication 20120025374A1 · Feb 2, 2012