IP Library Granted Patent US 9,768,102
Granted Patent B2
US 9,768,102 · App. 13/425,768 · Granted Sep 19, 2017

Integrated circuit packaging system with support structure and method of manufacture thereof

Inventors: Dong Ju Jeon (Seoul, KR); Koo Hong Lee (Seoul, KR); Sung Soo Kim (Seoul, KR)
Assignee: STATS ChipPAC Pte. Ltd.
H01L23/49827H01L21/486H01L23/3128H01L23/49816H01L2224/48091
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 9,768,102
App. No.
13/425,768
Granted
Sep 19, 2017
Kind
B2
Abstract

A method of manufacture of an integrated circuit packaging system includes: forming a one-layer substrate with a symmetrical structure, the one-layer substrate having a redistribution pad and an insulation, the redistribution pad only at an insulation top side of the insulation; mounting an integrated circuit over the one-layer substrate; and forming an encapsulation over the integrated circuit.

Claims (34)

1. A method of manufacture of an integrated circuit packaging system comprising:

forming a one-layer substrate with a symmetrical structure, the one-layer substrate having an attachment pad, a redistribution pad, a vertical connector, and an insulation, the redistribution pad having a vertical height greater than a vertical height of the attachment pad and only at an insulation top side of the insulation, and the vertical connector having a height greater than a height of the redistribution pad, coplanar with a bottom side of the insulation, directly on the redistribution pad, within the insulation, and having a bottom width greater than a top width;

mounting an integrated circuit over the one-layer substrate, the integrated circuit having an inactive side attached to the insulation top side of the insulation; and

forming an encapsulation over the integrated circuit.

2. The method as claimed in claim 1 wherein forming the one-layer substrate includes forming the one-layer substrate having the attachment pad coplanar with the insulation.

3. The method as claimed in claim 1 wherein mounting the integrated circuit includes mounting the integrated circuit over the one-layer substrate with the redistribution pad directly under the integrated circuit.

4. The method as claimed in claim 1 wherein forming the one-layer substrate includes forming the one-layer substrate having the attachment pad only at the insulation top side of the insulation.

5. The method as claimed in claim 1 wherein mounting the integrated circuit includes mounting the integrated circuit over the one-layer substrate with the attachment pad only outside a non-horizontal extent of the integrated circuit.

6. A method of manufacture of an integrated circuit packaging system comprising:

forming a one-layer substrate with a symmetrical structure, the one-layer substrate having an attachment pad, a redistribution pad, a vertical connector, and an insulation, the redistribution pad having a vertical height greater than a vertical height of the attachment pad and only at an insulation top side of the insulation, and the vertical connector having a height greater than a height of the redistribution pad, coplanar with a bottom side of the insulation, directly on the redistribution pad, within the insulation, and having a bottom width greater than a top width;

mounting an integrated circuit over the one-layer substrate, the integrated circuit having an inactive side attached to the insulation top side of the insulation; and

forming an encapsulation over the integrated circuit.

7. The method as claimed in claim 6 wherein forming the one-layer substrate includes forming the one-layer substrate having the attachment pad having an attachment pad top side coplanar with the insulation top side of the insulation.

8. The method as claimed in claim 6 wherein mounting the integrated circuit includes mounting the integrated circuit over the one-layer substrate with the redistribution pad and the vertical connector directly under the integrated circuit.

9. The method as claimed in claim 6 wherein forming the one-layer substrate includes forming the one-layer substrate having the attachment pad only at the insulation top side of the insulation, the attachment pad electrically connected to the redistribution pad.

10. The method as claimed in claim 6 wherein:

mounting the integrated circuit includes mounting the integrated circuit over the one-layer substrate with the attachment pad only outside a non-horizontal extent of the integrated circuit; and

further comprising:

attaching an internal connector to the integrated circuit and the attachment pad.

11. An integrated circuit packaging system comprising:

a one-layer substrate with a symmetrical structure, the one-layer substrate having an attachment pad, a redistribution pad, a vertical connector, and an insulation, the redistribution pad having a vertical height greater than a vertical height of the attachment pad and only at an insulation top side of the insulation, and the vertical connector having a height greater than a height of the redistribution pad, coplanar with a bottom side of the insulation, directly on the redistribution pad, within the insulation, and having a bottom width greater than a top width;

an integrated circuit over the one-layer substrate, the integrated circuit having an inactive side attached to the insulation top side of the insulation; and

an encapsulation over the integrated circuit.

12. The system as claimed in claim 11 wherein the one-layer substrate includes the attachment pad coplanar with the insulation.

13. The system as claimed in claim 11 wherein the integrated circuit is over the one-layer substrate with the redistribution pad directly under the integrated circuit.

14. The system as claimed in claim 11 wherein the one-layer substrate includes the attachment pad only at the insulation top side of the insulation.

15. The system as claimed in claim 11 wherein the integrated circuit is over the one-layer substrate with the attachment pad only outside a non-horizontal extent of the integrated circuit.

16. The system as claimed in claim 11 wherein the one-layer substrate includes the attachment pad having an attachment pad top side coplanar with the insulation top side of the insulation.

17. The system as claimed in claim 11 wherein the integrated circuit is over the one-layer substrate with the redistribution pad and the vertical connector directly under the integrated circuit.

18. The system as claimed in claim 11 wherein the one-layer substrate includes the attachment pad only at the insulation top side of the insulation, the attachment pad electrically connected to the redistribution pad.

19. The system as claimed in claim 11 wherein:

the integrated circuit is over the one-layer substrate with the attachment pad only outside a non-horizontal extent of the integrated circuit; and

further comprising:

an internal connector attached to the integrated circuit and the attachment pad.

Assignments (5)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Sep 3, 2025
From: STATS CHIPPAC PTE. LTD.
To: STATS CHIPPAC MANAGEMENT PTE. LTD.
Reel/Frame 072788/0917 →
RELEASE OF SECURITY INTEREST Recorded Jun 18, 2020
From: CITICORP INTERNATIONAL LIMITED, AS COMMON SECURITY AGENT
To: STATS CHIPPAC, INC.; STATS CHIPPAC PTE. LTD. FORMERLY KNOWN AS STATS CHIPPAC LTD.
Reel/Frame 052972/0001 →
CHANGE OF NAME Recorded Jul 22, 2016
From: STATS CHIPPAC LTD.
To: STATS CHIPPAC PTE. LTD.
Reel/Frame 039439/0240 →
SECURITY INTEREST Recorded Aug 6, 2015
From: STATS CHIPPAC, INC.; STATS CHIPPAC LTD.
To: CITICORP INTERNATIONAL LIMITED, AS COMMON SECURITY AGENT
Reel/Frame 036288/0748 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Apr 2, 2012
From: JEON, DONG JU; LEE, KOO HONG; KIM, SUNG SOO
To: STATS CHIPPAC LTD.
Reel/Frame 027970/0299 →
Continuity (1)
Related Publication 20130249078A1 · Sep 26, 2013