IP Library Granted Patent US 9,443,797
Granted Patent B2
US 9,443,797 · App. 13/832,781 · Granted Sep 13, 2016

Semiconductor device having wire studs as vertical interconnect in FO-WLP

Inventors: Pandi C. Marimuthu (Singapore, SG); Sheila Marie L. Alvarez (Singapore, SG); Yaojian Lin (Singapore, SG); Jose A. Caparas (Singapore, SG); Yang Kern Jonathan Tan (Singapore, SG)
Assignee: STATS ChipPAC Pte. Ltd.
H01L23/49811H01L21/56H01L23/5389H01L24/19H01L24/20H01L24/24H01L24/82H01L25/105H01L21/563H01L21/568H01L23/3128H01L23/49816H01L25/0657H01L2224/0558H01L2224/11849H01L2224/11901H01L2224/12105H01L2224/131H01L2224/1308H01L2224/13111H01L2224/13113H01L2224/13116H01L2224/13124H01L2224/13139H01L2224/13144H01L2224/13147H01L2224/13155H01L2224/16145H01L2224/16225H01L2224/16227H01L2224/24227H01L2224/25171H01L2224/2919H01L2224/48091H01L2224/48227H01L2224/48247H01L2224/49174H01L2224/73253H01L2224/73265H01L2224/73267H01L2224/821H01L2224/82039H01L2225/06555H01L2225/06562H01L2225/1023H01L2225/1035H01L2225/1041H01L2225/1058H01L2225/1082H01L2924/01322H01L2924/12041H01L2924/12042H01L2924/1306H01L2924/13091H01L2924/15311H01L2924/181
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 9,443,797
App. No.
13/832,781
Granted
Sep 13, 2016
Kind
B2
Abstract

A semiconductor device has a substrate and semiconductor die disposed over a first surface of the substrate. A wire stud is attached to the first surface of the substrate. The wire stud includes a base portion and stem portion. A bonding pad is formed over a second surface of the substrate. An encapsulant is deposited over the substrate, semiconductor die, and wire stud. A portion of the encapsulant is removed by LDA to expose the wire stud. A portion of the encapsulant is removed by LDA to expose the substrate. An interconnect structure is formed over the encapsulant and electrically connected to the wire stud and semiconductor die. A bump is formed over the interconnect structure. A semiconductor package is disposed over the encapsulant and electrically connected to the substrate. A discrete semiconductor device is disposed over the encapsulant and electrically connected to the substrate.

Claims (29)

1. A semiconductor device, comprising:

a substrate;

a semiconductor die mounted to a first surface of the substrate;

a wire stud including a base and wire stem extending from the base with the base attached to the first surface of the substrate, wherein a height of the wire stud is less than or equal to a height of the semiconductor die;

an encapsulant deposited over the semiconductor die, wire stud, the first surface of the substrate, and a second surface of the substrate opposite the first surface of the substrate; and

an interconnect structure formed over the encapsulant and extending to the wire stud.

2. The semiconductor device of claim 1 , further including a bonding pad formed over the second surface of the substrate.

3. The semiconductor device of claim 1 , further including a semiconductor package disposed over the second surface of the substrate.

4. The semiconductor device of claim 1 , further including a discrete semiconductor device disposed over the second surface of the substrate.

5. A semiconductor device, comprising:

a substrate;

a semiconductor die mounted to a first surface of the substrate;

a wire stud including a base and wire stem extending from the base with the base attached to the first surface of the substrate, wherein a height of the wire stud is less than or equal to a height of the semiconductor die; and

an encapsulant deposited over the semiconductor die, and wire stud, the first surface of the substrate, and a second surface of the substrate opposite the first surface of the substrate.

6. The semiconductor device of claim 5 , further including an interconnect structure formed over the encapsulant.

7. The semiconductor device of claim 6 , wherein the interconnect structure is electrically coupled to the wire stud.

8. The semiconductor device of claim 5 , further including a bonding pad formed over the second surface of the substrate.

9. The semiconductor device of claim 8 , wherein a surface of the encapsulant is coplanar with a surface of the bonding pad.

10. The semiconductor device of claim 5 , further including a semiconductor package disposed over the second surface of the substrate.

11. The semiconductor device of claim 5 , wherein the encapsulant is deposited over the second surface of the substrate.

12. A semiconductor device, comprising:

a substrate;

a semiconductor die mounted to a first surface of the substrate;

a wire stud including a base and stem extending from the base attached to the first surface of the substrate, wherein a height of the wire stud is less than or equal to a height of the semiconductor die; and

an encapsulant deposited over the first surface of the substrate and wire stud.

13. The semiconductor device of claim 12 , further including an interconnect structure formed over the encapsulant.

14. The semiconductor device of claim 12 , wherein the encapsulant is deposited over a second surface of the substrate opposite the first surface of the substrate.

15. The semiconductor device of claim 12 , further including a bonding pad formed over a second surface of the substrate opposite the first surface of the substrate.

16. The semiconductor device of claim 12 , further including a semiconductor package disposed over a second surface of the substrate opposite the first surface of the substrate.

Assignments (6)
CORRECTIVE ASSIGNMENT TO CORRECT THE CORRECT THE SPELLING OF ASSIGNEE'S NAME FROM "STATS CHIPPAC PTE. LTE. " TO STATS CHIPPAC PTE. LTD." PREVIOUSLY RECORDED AT REEL: 038378 FRAME: 0391. ASSIGNOR(S) HEREBY CONFIRMS THE ASSIGNMENT. Recorded Sep 5, 2023
From: STATS CHIPPAC LTD.
To: STATS CHIPPAC PTE. LTD.
Reel/Frame 064809/0877 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Dec 18, 2019
From: STATS CHIPPAC PTE. LTD.
To: JCET SEMICONDUCTOR (SHAOXING) CO., LTD.
Reel/Frame 051365/0680 →
RELEASE OF SECURITY INTEREST Recorded Dec 13, 2019
From: CITICORP INTERNATIONAL LIMITED, AS COMMON SECURITY AGENT
To: STATS CHIPPAC, INC.; STATS CHIPPAC PTE. LTD. FORMERLY KNOWN AS STATS CHIPPAC LTD.
Reel/Frame 051285/0318 →
CHANGE OF NAME Recorded Apr 7, 2016
From: STATS CHIPPAC LTD.
To: STATS CHIPPAC PTE. LTE.
Reel/Frame 038378/0391 →
SECURITY INTEREST Recorded Aug 6, 2015
From: STATS CHIPPAC, INC.; STATS CHIPPAC LTD.
To: CITICORP INTERNATIONAL LIMITED, AS COMMON SECURITY AGENT
Reel/Frame 036288/0748 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Mar 15, 2013
From: MARIMUTHU, PANDI C.; ALVAREZ, SHEILA MARIE L.; LIN, YAOJIAN; CAPARAS, JOSE A.; TAN, YANG KERN JONATHAN
To: STATS CHIPPAC, LTD.
Reel/Frame 030009/0909 →
Continuity (2)
Provisional Application 61701419 · Sep 14, 2012
Related Publication 20140077364A1 · Mar 20, 2014