IP Library Granted Patent US 9,501,078
Granted Patent B2
US 9,501,078 · App. 14/691,432 · Granted Nov 22, 2016

Voltage reference with low sensitivty to package shift

Inventors: Danut Manea (Saratoga, CA); Jeff Kotowski (Nevada City, CA); Scott N. Fritz (San Jose, CA); Yongliang Wang (Saratoga, CA)
Assignee: Atmel Corporation
G05F3/08G05F3/30
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 9,501,078
App. No.
14/691,432
Granted
Nov 22, 2016
Kind
B2
Abstract

In a bandgap voltage reference with low package shift, a proportional to absolute temperature (PTAT) voltage is generated using a single diode biased at two different current levels at two different times. Using the same diode for both current density measurements removes the absolute value of the base-emitter junction voltage (Vbe) and any package shift in the PTAT voltage. The bandgap voltage reference can be implemented in a single or differential circuit topology. In some implementations, the bandgap voltage reference can include circuitry for curvature correction.

Claims (30)

1. A bandgap voltage reference circuit, comprising:

a bias voltage generator circuit for generating a proportional to absolute temperature (PTAT) voltage, the bias voltage generator circuit including a first PTAT current source configured to be coupled to a diode during a first phase of operation and a second PTAT current source configured to be coupled to the diode during a second phase of operation, where the first PTAT current source is configured for providing a higher current level than the second PTAT current source and where the first and second phases occur at different times;

a measurement circuit configured to be coupled to the first PTAT current source during the first phase of operation for measuring a base-emitter junction voltage (Vbe) of the diode and to be coupled to the second PTAT current source during the second phase of operation for measuring a shift in Vbe (ΔVbe);

a bandgap voltage generator circuit configured to be coupled to the measurement circuit during the second phase of operation for generating a bandgap voltage based on ΔVbe;

a first set of switches that are operable during the first phase of operation to couple the measurement circuit to the bias voltage generator circuit; and

a second set of switches that during the second phase of operation are operable to couple the measured voltages to the bandgap voltage generator circuit, where the second set of switches are open when the first set of switches are closed and vice-versa, wherein the first and second sets of switches are commanded closed or open based on four clock signals, a first clock signal, a delayed version of the first clock signal, a second clock signal and a delayed version of the second clock signal.

2. The bandgap voltage reference circuit of claim 1 , where the measurement circuit comprises:

a first measurement capacitor configured to be coupled to the first PTAT current source during the first phase of operation; and

a second measurement capacitor configured to be coupled to the second current source during the first and second phases of operation.

3. The bandgap voltage reference circuit of claim 1 , where the bandgap voltage generator comprises:

an operational amplifier coupled to the measurement circuit; and

a feedback capacitor coupled between an output of the operational amplifier and an input of the operational amplifier during the second phase of operation.

4. The bandgap voltage reference circuit of claim 1 , further comprising:

a curvature correction circuit coupled to the measurement circuit for correcting a non-linearity of Vbe, the curvature correction circuit including a zero temperature coefficient (ZTC) current source configured to be coupled to a second diode during the first phase of operation to produce a ZTC voltage and a third PTAT current source configured to be coupled to the second diode during the second phase of operation to provide a PTAT voltage.

5. The bandgap voltage reference circuit of claim 4 , where the measurement circuit includes a third measurement capacitor coupled to the curvature correction circuit for measuring a curvature correction voltage that is a difference between the ZTC voltage and the PTAT voltage.

6. The bandgap voltage reference circuit of claim 1 , further comprising:

a low-pass filter configured to be coupled the output of the bandgap voltage generator circuit during the second phase of operation.

7. A method of providing a bandgap voltage reference comprising:

generating, by a bias voltage generator circuit, a first proportional to absolute temperature (PTAT) current by a first PTAT current source during a first phase of operation and a second PTAT current by a second PTAT current source during a second phase of operation, where the first and second PTAT current sources are operable to couple to a single diode during the first phase of operation and the second phase of operation, respectively, and where the first PTAT current level is higher than the second PTAT current level and the first and second phases of operation occur at different times;

coupling, by a first set of switches during the first phase of operation, a measurement circuit to the bias voltage generator circuit;

measuring, by the measurement circuit, a base-emitter junction voltage (Vbe) of the diode coupled to the first PTAT current source during the first phase of operations;

coupling, by a second set of switches during the second phase of operation, the measured Vbe of the diode to the bandgap voltage generator circuit;

measuring a shift in Vbe (ΔVbe) during the second phase of operation; and

generating a bandgap voltage based on ΔVbe,

wherein the second set of switches are open when the first set of switches are closed and vice-versa, wherein the first and second sets of switches are commanded closed or open based on four clock signals, a first clock signal, a delayed version of the first clock signal, a second clock signal and a delayed version of the second clock signal.

8. The method of claim 7 , further comprising:

generating a curvature correction voltage; and

correcting a non-linearity of the bandgap voltage using the curvature correction voltage.

9. The method of claim 7 , further comprising:

filtering the bandgap voltage using a low-pass filter.

Assignments (18)
RELEASE OF SECURITY INTEREST Recorded Mar 14, 2022
From: WELLS FARGO BANK, NATIONAL ASSOCIATION, AS NOTES COLLATERAL AGENT
To: MICROCHIP TECHNOLOGY INCORPORATED; SILICON STORAGE TECHNOLOGY, INC.; ATMEL CORPORATION; MICROSEMI CORPORATION; MICROSEMI STORAGE SOLUTIONS, INC.
Reel/Frame 060894/0437 →
RELEASE OF SECURITY INTEREST Recorded Mar 11, 2022
From: WELLS FARGO BANK, NATIONAL ASSOCIATION, AS NOTES COLLATERAL AGENT
To: MICROCHIP TECHNOLOGY INCORPORATED; SILICON STORAGE TECHNOLOGY, INC.; ATMEL CORPORATION; MICROSEMI CORPORATION; MICROSEMI STORAGE SOLUTIONS, INC.
Reel/Frame 059363/0001 →
RELEASE OF SECURITY INTEREST Recorded Mar 10, 2022
From: WELLS FARGO BANK, NATIONAL ASSOCIATION, AS NOTES COLLATERAL AGENT
To: MICROCHIP TECHNOLOGY INCORPORATED; SILICON STORAGE TECHNOLOGY, INC.; ATMEL CORPORATION; MICROSEMI CORPORATION; MICROSEMI STORAGE SOLUTIONS, INC.
Reel/Frame 059863/0400 →
RELEASE OF SECURITY INTEREST Recorded Mar 9, 2022
From: WELLS FARGO BANK, NATIONAL ASSOCIATION, AS NOTES COLLATERAL AGENT
To: MICROCHIP TECHNOLOGY INCORPORATED; SILICON STORAGE TECHNOLOGY, INC.; ATMEL CORPORATION; MICROSEMI CORPORATION; MICROSEMI STORAGE SOLUTIONS, INC.
Reel/Frame 059358/0001 →
RELEASE OF SECURITY INTEREST Recorded Feb 28, 2022
From: JPMORGAN CHASE BANK, N.A., AS ADMINISTRATIVE AGENT
To: ATMEL CORPORATION
Reel/Frame 059262/0105 →
RELEASE OF SECURITY INTEREST Recorded Feb 25, 2022
From: JPMORGAN CHASE BANK, N.A., AS ADMINISTRATIVE AGENT
To: MICROCHIP TECHNOLOGY INCORPORATED; SILICON STORAGE TECHNOLOGY, INC.; ATMEL CORPORATION; MICROSEMI CORPORATION; MICROSEMI STORAGE SOLUTIONS, INC.
Reel/Frame 059333/0222 →
SECURITY INTEREST Recorded Jun 4, 2021
From: MICROCHIP TECHNOLOGY INCORPORATED; SILICON STORAGE TECHNOLOGY, INC.; ATMEL CORPORATION; MICROSEMI CORPORATION; MICROSEMI STORAGE SOLUTIONS, INC.
To: WELLS FARGO BANK, NATIONAL ASSOCIATION, AS NOTES COLLATERAL AGENT
Reel/Frame 057935/0474 →
SECURITY INTEREST Recorded Dec 24, 2020
From: MICROCHIP TECHNOLOGY INCORPORATED; SILICON STORAGE TECHNOLOGY, INC.; ATMEL CORPORATION; MICROSEMI CORPORATION; MICROSEMI STORAGE SOLUTIONS, INC.
To: WELLS FARGO BANK, NATIONAL ASSOCIATION, AS COLLATERAL AGENT
Reel/Frame 055671/0612 →
SECURITY INTEREST Recorded Jun 5, 2020
From: MICROCHIP TECHNOLOGY INC.; SILICON STORAGE TECHNOLOGY, INC.; ATMEL CORPORATION; MICROSEMI CORPORATION; MICROSEMI STORAGE SOLUTIONS, INC.
To: WELLS FARGO BANK, NATIONAL ASSOCIATION
Reel/Frame 053468/0705 →
RELEASE OF SECURITY INTEREST Recorded May 30, 2020
From: JPMORGAN CHASE BANK, N.A, AS ADMINISTRATIVE AGENT
To: MICROCHIP TECHNOLOGY INC.; SILICON STORAGE TECHNOLOGY, INC.; ATMEL CORPORATION; MICROSEMI CORPORATION; MICROSEMI STORAGE SOLUTIONS, INC.
Reel/Frame 053466/0011 →
SECURITY INTEREST Recorded Apr 24, 2020
From: MICROCHIP TECHNOLOGY INC.; SILICON STORAGE TECHNOLOGY, INC.; ATMEL CORPORATION; MICROSEMI CORPORATION; MICROSEMI STORAGE SOLUTIONS, INC.
To: JPMORGAN CHASE BANK, N.A., AS ADMINISTRATIVE AGENT
Reel/Frame 053311/0305 →
SECURITY INTEREST Recorded Sep 18, 2018
From: MICROCHIP TECHNOLOGY INCORPORATED; SILICON STORAGE TECHNOLOGY, INC.; ATMEL CORPORATION; MICROSEMI CORPORATION; MICROSEMI STORAGE SOLUTIONS, INC.
To: WELLS FARGO BANK, NATIONAL ASSOCIATION, AS NOTES COLLATERAL AGENT
Reel/Frame 047103/0206 →
SECURITY INTEREST Recorded Jun 25, 2018
From: MICROCHIP TECHNOLOGY INCORPORATED; SILICON STORAGE TECHNOLOGY, INC.; ATMEL CORPORATION; MICROSEMI CORPORATION; MICROSEMI STORAGE SOLUTIONS, INC.
To: JPMORGAN CHASE BANK, N.A., AS ADMINISTRATIVE AGENT
Reel/Frame 046426/0001 →
SECURITY INTEREST Recorded Feb 10, 2017
From: ATMEL CORPORATION
To: JPMORGAN CHASE BANK, N.A., AS ADMINISTRATIVE AGENT
Reel/Frame 041715/0747 →
CORRECTIVE ASSIGNMENT TO CORRECT THE PATENTS ERRONEOUSLY EXCLUDED FROM TERMINATION PREVIOUSLY RECORDED ON REEL 038375 FRAME 0001. ASSIGNOR(S) HEREBY CONFIRMS THE TERMINATION AND RELEASE OF SECURITY INTEREST IN PATENT COLLATERAL. Recorded Nov 7, 2016
From: MORGAN STANLEY SENIOR FUNDING, INC.
To: ATMEL CORPORATION
Reel/Frame 040575/0567 →
TERMINATION AND RELEASE OF SECURITY INTEREST IN PATENT COLLATERAL Recorded Apr 7, 2016
From: MORGAN STANLEY SENIOR FUNDING, INC.
To: ATMEL CORPORATION
Reel/Frame 038375/0001 →
PATENT SECURITY AGREEMENT Recorded Nov 20, 2015
From: ATMEL CORPORATION
To: MORGAN STANLEY SENIOR FUNDING, INC.
Reel/Frame 037150/0363 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Apr 20, 2015
From: MANEA, DANUT; KOTOWSKI, JEFF; FRITZ, SCOTT N.; WANG, YONGLIANG
To: ATMEL CORPORATION
Reel/Frame 035452/0532 →
Continuity (2)
Continuation 14099574 · Dec 6, 2013
Related Publication 20150227155A1 · Aug 13, 2015