IP Library Granted Patent US 9,942,797
Granted Patent B2
US 9,942,797 · App. 15/365,604 · Granted Apr 10, 2018

Permitting coexistence of data transfer of interfering wireless signals

Inventor: Nabil Yousef Wasily (Foothill Ranch, CA)
Assignee: Atmel Corporation
H04W28/048H04B1/406H04M1/7253H04W4/008H04W52/0232H04W72/1215H04W74/0816H04W88/06Y02B60/50
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 9,942,797
App. No.
15/365,604
Granted
Apr 10, 2018
Kind
B2
Abstract

A system and method of permitting coexistence of WiFi and Bluetooth® data transfer on a single chip in UE including a transceiver includes using CTS data packets to protect Bluetooth® signals for SCO communication links; using only WiFi circuitry in the chip to determine when Bluetooth® data transfer is required by the UE; establishing a specified period of the Bluetooth® data transfer; and starting WiFi medium contention only upon an end of the specified period of the Bluetooth® data transfer on the single chip. The power save mode of the WiFi circuitry may be used with Bluetooth® ACL data packets in WiFi periodic data transfer gaps. The WiFi data transfer has no timing constraints, whereas the Bluetooth® data transfer has timing constraints and can only occur during the specified period. The WiFi data transfer does not occur when the Bluetooth® data transfer is occurring.

Claims (53)

1. A method comprising:

establishing a period for a data transfer of a first data transmission protocol in periodic data transfer gaps of a second data transmission protocol, the periodic data transfer gaps being created by a circuitry for the second data transmission protocol;

beginning, by the circuitry for the second data transmission protocol, the data transfer of the first data transmission protocol in the period;

using a sniff mode by a circuitry for the first data transmission protocol during the data transfer for the first data transmission protocol;

determining when the data transfer of the first data transmission protocol is to be implemented using the circuitry of the second data transmission protocol;

starting a data transfer of the second data transmission protocol upon an end of the period,

wherein the data transfer of the second data transmission protocol has no timing constraints and occurs outside the periodic data transfer gaps, and the data transfer of the first data transmission protocol has timing constraints and occurs during the period.

2. The method of claim 1 , wherein the data transfer of the second data transmission protocol does not occur when the data transfer of the first data transmission protocol occurs.

3. The method of claim 1 , further comprising:

determining that the circuitry of the second data transmission protocol has entered into a power save mode; and

indicating, from the circuitry for the second data transmission protocol, to a router that a transceiver is entering into the power save mode, the circuitry of the second data transmission being on a chip comprising the transceiver.

4. The method of claim 3 , further comprising:

beginning, by the circuitry for the second data transmission protocol, asynchronous connection-less (ACL) data packet transmissions of the first data transmission protocol in the periodic data transfer gaps of the second data transmission protocol during the power save mode.

5. The method of claim 3 , further comprising:

upon completion of the data transfer for the first data transmission protocol, ending, by the circuitry of the second data transmission protocol, the power save mode by waking up and beginning the data transfer for the second data transmission protocol.

6. The method of claim 1 , further comprising:

indicating, by the circuitry for the first data transmission protocol, to a host device that the circuitry for the first data transmission protocol is in the sniff mode, and

waking up, by the circuitry for the first data transmission protocol, when the circuitry for the second data transmission protocol causes the circuitry for the first data transmission protocol to wake up from a sleep mode of operation.

7. The method of claim 1 , further comprising:

protecting signals of the first data transmission protocol using clear to end (CTS) data packets for synchronous connection-oriented (SCO) communication links.

8. The method of claim 7 , wherein establishing the period for the data transfer of the first data transmission protocol comprises:

establishing the period for the data transfer of the first data transmission protocol based on durations of the CTS data packets.

9. The method of claim 7 , wherein the signals of the first data transmission protocol are generated from the circuitry for the first data transmission protocol, and

wherein the circuitry of the second data transmission protocol and the circuitry of the first data transmission protocol are on a single chip.

10. The method of claim 1 , wherein the first data transmission protocol comprises a Bluetooth protocol and the second data transmission protocol comprises a WiFi protocol, and

wherein signals for the first data transmission protocol and the second data transmission protocol are shared and coexist in a time domain.

11. A system comprising:

a circuitry for a second data transmission protocol configured to:

establish a period for a data transfer of a first data transmission protocol in periodic data transfer gaps of the second data transmission protocol, the periodic data transfer gaps being created by a circuitry for the second data transmission protocol;

begin the data transfer of the first data transmission protocol in the period;

determine when the data transfer of the first data transmission protocol is to be implemented; and

start a data transfer of the second data transmission protocol upon an end of the period,

wherein the data transfer of the second data transmission protocol has no timing constraints and occurs outside the periodic data transfer gaps, and the data transfer of the first data transmission protocol has timing constraints and occurs during the period; and

a circuitry for the first data transmission protocol configured to use a sniff mode during the data transfer for the first data transmission protocol.

12. The system of claim 11 , further comprising:

a data processing system including a processor and configured to cause the processor to:

determine that the circuitry of the second data transmission protocol has entered into a power save mode; and

indicate, from the circuitry for the second data transmission protocol, to a router that a transceiver is entering into the power save mode, the circuitry of the second data transmission being on a chip comprising the transceiver.

13. The system of claim 12 , wherein the circuitry for the second data transmission protocol is configured to:

begin asynchronous connection-less (ACL) data packet transmissions of the first data transmission protocol in the periodic data transfer gaps of the second data transmission protocol during the power save mode.

14. The system of claim 12 , wherein the circuitry for the second data transmission protocol is configured to:

upon completion of the data transfer for the first data transmission protocol, end the power save mode by waking up and beginning the data transfer for the second data transmission protocol.

15. The system of claim 11 , wherein the circuitry for the first data transmission protocol is configured to:

indicate to a host device that the circuitry for the first data transmission protocol is in the sniff mode; and

wake up when the circuitry for the second data transmission protocol causes the circuitry for the first data transmission protocol to wake up from a sleep mode of operation.

16. The system of claim 11 , wherein the circuitry of the second data transmission protocol is configured to:

protect signals of the first data transmission protocol using clear to end (CTS) data packets for synchronous connection-oriented (SCO) communication links; and

establish the period for the data transfer of the first data transmission protocol based on durations of the CTS data packets.

17. The system of claim 11 ,

wherein the circuitry for the first data transmission protocol is configured to generate signals of the data transfer of the first data transmission protocol,

wherein the circuitry of the second data transmission protocol and the circuitry of the first data transmission protocol are integrated on a single chip comprising a transceiver.

18. The system of claim 11 , wherein the first data transmission protocol comprises a Bluetooth protocol and the second data transmission protocol comprises a WiFi protocol, and

wherein signals for the first data transmission protocol and the second data transmission protocol are shared and coexist in a time domain.

Assignments (16)
RELEASE OF SECURITY INTEREST Recorded Mar 14, 2022
From: WELLS FARGO BANK, NATIONAL ASSOCIATION, AS NOTES COLLATERAL AGENT
To: MICROCHIP TECHNOLOGY INCORPORATED; SILICON STORAGE TECHNOLOGY, INC.; ATMEL CORPORATION; MICROSEMI CORPORATION; MICROSEMI STORAGE SOLUTIONS, INC.
Reel/Frame 060894/0437 →
RELEASE OF SECURITY INTEREST Recorded Mar 11, 2022
From: WELLS FARGO BANK, NATIONAL ASSOCIATION, AS NOTES COLLATERAL AGENT
To: MICROCHIP TECHNOLOGY INCORPORATED; SILICON STORAGE TECHNOLOGY, INC.; ATMEL CORPORATION; MICROSEMI CORPORATION; MICROSEMI STORAGE SOLUTIONS, INC.
Reel/Frame 059363/0001 →
RELEASE OF SECURITY INTEREST Recorded Mar 10, 2022
From: WELLS FARGO BANK, NATIONAL ASSOCIATION, AS NOTES COLLATERAL AGENT
To: MICROCHIP TECHNOLOGY INCORPORATED; SILICON STORAGE TECHNOLOGY, INC.; ATMEL CORPORATION; MICROSEMI CORPORATION; MICROSEMI STORAGE SOLUTIONS, INC.
Reel/Frame 059863/0400 →
RELEASE OF SECURITY INTEREST Recorded Mar 9, 2022
From: WELLS FARGO BANK, NATIONAL ASSOCIATION, AS NOTES COLLATERAL AGENT
To: MICROCHIP TECHNOLOGY INCORPORATED; SILICON STORAGE TECHNOLOGY, INC.; ATMEL CORPORATION; MICROSEMI CORPORATION; MICROSEMI STORAGE SOLUTIONS, INC.
Reel/Frame 059358/0001 →
RELEASE OF SECURITY INTEREST Recorded Feb 28, 2022
From: JPMORGAN CHASE BANK, N.A., AS ADMINISTRATIVE AGENT
To: ATMEL CORPORATION
Reel/Frame 059262/0105 →
RELEASE OF SECURITY INTEREST Recorded Feb 25, 2022
From: JPMORGAN CHASE BANK, N.A., AS ADMINISTRATIVE AGENT
To: MICROCHIP TECHNOLOGY INCORPORATED; SILICON STORAGE TECHNOLOGY, INC.; ATMEL CORPORATION; MICROSEMI CORPORATION; MICROSEMI STORAGE SOLUTIONS, INC.
Reel/Frame 059333/0222 →
SECURITY INTEREST Recorded Jun 4, 2021
From: MICROCHIP TECHNOLOGY INCORPORATED; SILICON STORAGE TECHNOLOGY, INC.; ATMEL CORPORATION; MICROSEMI CORPORATION; MICROSEMI STORAGE SOLUTIONS, INC.
To: WELLS FARGO BANK, NATIONAL ASSOCIATION, AS NOTES COLLATERAL AGENT
Reel/Frame 057935/0474 →
SECURITY INTEREST Recorded Dec 24, 2020
From: MICROCHIP TECHNOLOGY INCORPORATED; SILICON STORAGE TECHNOLOGY, INC.; ATMEL CORPORATION; MICROSEMI CORPORATION; MICROSEMI STORAGE SOLUTIONS, INC.
To: WELLS FARGO BANK, NATIONAL ASSOCIATION, AS COLLATERAL AGENT
Reel/Frame 055671/0612 →
SECURITY INTEREST Recorded Jun 5, 2020
From: MICROCHIP TECHNOLOGY INC.; SILICON STORAGE TECHNOLOGY, INC.; ATMEL CORPORATION; MICROSEMI CORPORATION; MICROSEMI STORAGE SOLUTIONS, INC.
To: WELLS FARGO BANK, NATIONAL ASSOCIATION
Reel/Frame 053468/0705 →
RELEASE OF SECURITY INTEREST Recorded May 30, 2020
From: JPMORGAN CHASE BANK, N.A, AS ADMINISTRATIVE AGENT
To: MICROCHIP TECHNOLOGY INC.; SILICON STORAGE TECHNOLOGY, INC.; ATMEL CORPORATION; MICROSEMI CORPORATION; MICROSEMI STORAGE SOLUTIONS, INC.
Reel/Frame 053466/0011 →
SECURITY INTEREST Recorded Apr 24, 2020
From: MICROCHIP TECHNOLOGY INC.; SILICON STORAGE TECHNOLOGY, INC.; ATMEL CORPORATION; MICROSEMI CORPORATION; MICROSEMI STORAGE SOLUTIONS, INC.
To: JPMORGAN CHASE BANK, N.A., AS ADMINISTRATIVE AGENT
Reel/Frame 053311/0305 →
SECURITY INTEREST Recorded Sep 18, 2018
From: MICROCHIP TECHNOLOGY INCORPORATED; SILICON STORAGE TECHNOLOGY, INC.; ATMEL CORPORATION; MICROSEMI CORPORATION; MICROSEMI STORAGE SOLUTIONS, INC.
To: WELLS FARGO BANK, NATIONAL ASSOCIATION, AS NOTES COLLATERAL AGENT
Reel/Frame 047103/0206 →
SECURITY INTEREST Recorded Jun 25, 2018
From: MICROCHIP TECHNOLOGY INCORPORATED; SILICON STORAGE TECHNOLOGY, INC.; ATMEL CORPORATION; MICROSEMI CORPORATION; MICROSEMI STORAGE SOLUTIONS, INC.
To: JPMORGAN CHASE BANK, N.A., AS ADMINISTRATIVE AGENT
Reel/Frame 046426/0001 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Mar 2, 2018
From: WASILY, NABIL YOUSEF
To: NEWPORT MEDIA, INC.
Reel/Frame 045088/0286 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Mar 2, 2018
From: NEWPORT MEDIA, INC.
To: ATMEL CORPORATION
Reel/Frame 045088/0321 →
SECURITY INTEREST Recorded Feb 10, 2017
From: ATMEL CORPORATION
To: JPMORGAN CHASE BANK, N.A., AS ADMINISTRATIVE AGENT
Reel/Frame 041715/0747 →
Continuity (3)
Continuation 13904020 · May 29, 2013
Provisional Application 61652654 · May 29, 2012
Related Publication 20170086097A1 · Mar 23, 2017