IP Library Patent Application 18485070
Patent Application
App. No. 18/485,070

Smart Host Stream Release

Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US None
App. No.
18/485,070
Abstract

Aspects of a storage device are provided for intelligently releasing a stream. The storage device includes one or more non-volatile memories, and one or more controllers operable to release a stream in the storage device. In particular, the controller(s) may, individually or in combination, obtain a stream release request from a host device, the stream release request indicating a stream identifier and including an indication of whether to deallocate a stream associated with the stream identifier, and deallocate, in response to the stream release request and based on the indication, a plurality of logical addresses associated with the stream from corresponding physical addresses associated with the one or more non-volatile memories. The deallocation may be performed without waiting for dataset management commands for deallocation from the host. Thus, reduced performance impact and latency may be achieved in the process of deallocating logical address ranges associated with a released stream identifier.

Claims (43)

1 . A storage device, comprising:

one or more non-volatile memories; and

one or more controllers each communicatively coupled with at least one of the one or more non-volatile memories, the one or more controllers, individually or in any combination, operable to:

obtain a stream release request from a host device, the stream release request indicating a stream identifier and including an indication of whether to deallocate a stream associated with the stream identifier; and

deallocate, in response to the stream release request and based on the indication, a plurality of logical addresses associated with the stream from corresponding physical addresses associated with the one or more non-volatile memories.

2 . The storage device of claim 1 , wherein the plurality of logical addresses corresponds to an entirety of a superblock.

3 . The storage device of claim 1 , wherein the indication of whether to deallocate the stream is a deallocation bit in the stream release request.

4 . The storage device of claim 3 , wherein the one or more controllers, individually or in combination, are further operable to:

deallocate the plurality of logical addresses in response to the deallocation bit being set.

5 . The storage device of claim 3 , wherein the one or more controllers, individually or in combination, are further operable to:

release the stream identifier for reuse by the host device without deallocating the plurality of logical addresses in response to the deallocation bit being reset.

6 . The storage device of claim 1 , wherein the one or more controllers, individually or in combination, are further operable to:

store a mapping of stream identifiers to superblocks in a mapping table;

identify in the mapping table a corresponding superblock associated with the stream identifier indicated in the stream release request; and

deallocate the plurality of logical addresses associated with the corresponding superblock.

7 . The storage device of claim 1 , wherein to deallocate the plurality of logical addresses, the one or more controllers, individually or in combination, are operable to:

update a logical-to-physical (L2P) mapping table to remove associations between the plurality of logical addresses and the corresponding physical addresses.

8 . The storage device of claim 1 , wherein the one or more controllers, individually or in combination, are further operable to:

obtain the stream release request without a subsequent Data Set Management (DSM) request from the host device; and

deallocate the plurality of logical addresses in response to the obtained stream release request without the subsequent DSM request.

9 . The storage device of claim 1 , wherein the one or more controllers, individually or in combination, are further operable to:

deallocate the plurality of logical addresses without scanning the one or more non-volatile memories to determine valid logical addresses to deallocate.

10 . A method for releasing a stream in a storage device, the method comprising:

obtaining a stream release request from a host device, the stream release request indicating a stream identifier and including an indication of whether to deallocate the stream associated with the stream identifier; and

deallocating, in response to the stream release request and based on the indication, a plurality of logical addresses associated with the stream from corresponding physical addresses associated with one or more non-volatile memories.

11 . The method of claim 10 , wherein the plurality of logical addresses corresponds to an entirety of a superblock.

12 . The method of claim 10 , wherein the indication of whether to deallocate the stream is a deallocation bit in the stream release request.

13 . The method of claim 12 , wherein the plurality of logical addresses is deallocated in response to the deallocation bit being set.

14 . The method of claim 10 , further comprising:

storing a mapping of stream identifiers to superblocks in a mapping table; and

identifying in the mapping table a corresponding superblock associated with the stream identifier indicated in the stream release request;

wherein the deallocated, plurality of logical addresses is associated with the corresponding superblock.

15 . The method of claim 10 , wherein the deallocating comprises:

updating a logical-to-physical (L2P) mapping table to remove associations between the plurality of logical addresses and the corresponding physical addresses.

16 . The method of claim 10 , wherein the stream release request is obtained without a subsequent Data Set Management (DSM) request from the host device, and the plurality of logical addresses is deallocated in response to the obtained stream release request without the subsequent DSM request.

17 . The method of claim 10 , wherein the plurality of logical addresses is deallocated without scanning the one or more non-volatile memories to determine valid logical addresses to deallocate.

18 . A storage device, comprising:

one or more non-volatile memories; and

means for releasing a stream in the storage device, the means for releasing being configured to:

obtain a stream release request from a host device, the stream release request indicating a stream identifier and including an indication of whether to deallocate the stream associated with the stream identifier; and

deallocate, in response to the stream release request and based on the indication, a plurality of logical addresses associated with the stream from corresponding physical addresses associated with the one or more non-volatile memories.

19 . The storage device of claim 18 , wherein the plurality of logical addresses corresponds to an entirety of a superblock.

20 . The storage device of claim 18 , wherein the indication of whether to deallocate the stream is a deallocation bit in the stream release request.

Assignments (8)
PARTIAL RELEASE OF SECURITY INTERESTS Recorded Apr 25, 2025
From: JPMORGAN CHASE BANK, N.A., AS AGENT
To: SANDISK TECHNOLOGIES, INC.
Reel/Frame 071382/0001 →
SECURITY AGREEMENT Recorded Apr 25, 2025
From: SANDISK TECHNOLOGIES, INC.
To: JPMORGAN CHASE BANK, N.A., AS COLLATERAL AGENT
Reel/Frame 071050/0001 →
PATENT COLLATERAL AGREEMENT Recorded Aug 23, 2024
From: SANDISK TECHNOLOGIES, INC.
To: JPMORGAN CHASE BANK, N.A., AS THE AGENT
Reel/Frame 068762/0494 →
CHANGE OF NAME Recorded Jun 27, 2024
From: SANDISK TECHNOLOGIES, INC.
To: SANDISK TECHNOLOGIES, INC.
Reel/Frame 067982/0032 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded May 29, 2024
From: WESTERN DIGITAL TECHNOLOGIES, INC.
To: SANDISK TECHNOLOGIES, INC.
Reel/Frame 067567/0682 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jan 12, 2024
From: AGARWAL, LEELADHAR; GORRLE, DHANUNJAYA RAO; HAHN, JUDAH GAMLIEL
To: WESTERN DIGITAL TECHNOLOGIES, INC.
Reel/Frame 066113/0114 →
PATENT COLLATERAL AGREEMENT - DDTL Recorded Nov 21, 2023
From: WESTERN DIGITAL TECHNOLOGIES, INC.
To: JPMORGAN CHASE BANK, N.A.
Reel/Frame 065657/0158 →
PATENT COLLATERAL AGREEMENT- A&R Recorded Nov 21, 2023
From: WESTERN DIGITAL TECHNOLOGIES, INC.
To: JPMORGAN CHASE BANK, N.A.
Reel/Frame 065656/0649 →