IP Library Granted Patent US 12,399,638
Granted Patent B2
US 12,399,638 · App. 18/515,758 · Granted Aug 26, 2025

TLC data programming with hybrid parity

Inventors: Sergey Anatolievich Gorobets (Edinburgh, GB); Alan D. Bennett (Edinburgh, GB); Liam Parker (Edinburgh, GB); Yuval Shohet (Acton, MA); Michelle Martin (Westford, MA)
Assignee: Sandisk Technologies, Inc.
G06F3/064G06F3/0626G06F3/0673G06F11/1004
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 12,399,638
App. No.
18/515,758
Granted
Aug 26, 2025
Kind
B2
Abstract

The present disclosure generally relates to improving programming to data storage devices, such as solid state drives (SSDs). A first memory device has a first XOR element and a second memory device has a second XOR element. The ratio of the first XOR element to the capacity of the first memory device is substantially smaller than the ratio of the second XOR element to the capacity of the second memory device. A read verify operation to find program failures is executed on either a wordline to wordline basis, an erase block to erase block basis, or both a wordline to wordline basis and an erase block to erase block basis. Because the program failures are found and fixed prior to programming to the second memory device, the second XOR element may be decreased substantially.

Claims (34)

1. A data storage device, comprising:

a controller; and

a memory device coupled to the controller, wherein the memory device comprises:

a first superblock that has a first parity portion of a first storage size; and

a second superblock that has a second parity portion of a second storage size, wherein the first storage size is less than the second storage size.

2. The data storage device of claim 1 , wherein the first superblock has a third storage size and the second superblock has a fourth storage size, and wherein the third storage size is less than the fourth storage size.

3. The data storage device of claim 2 , wherein the first superblock is configured to handle host write data.

4. The data storage device of claim 3 , wherein the second superblock is configured to handle reclaimed copies of the host write data.

5. The data storage device of claim 1 , wherein the first superblock is TLC memory.

6. The data storage device of claim 5 , wherein the second superblock is TLC memory.

7. The data storage device of claim 1 , wherein the first parity portion and the second parity portion are XOR parity.

8. The data storage device of claim 1 , wherein the second storage size is about 50% less than the first storage size.

9. The data storage device of claim 1 , wherein the second superblock comprises a plurality of wordlines, wherein each wordline comprises a plurality of strings, and wherein at least one string of the plurality of strings does not include exclusive or (XOR) data.

10. A data storage device, comprising:

memory means comprising a first memory superblock and a second memory superblock;

means to store host data with parity data in the first memory superblock; and

means to store a copy of the host data and parity data in the second memory superblock, wherein the copy of the parity data utilizes a smaller amount of parity data storage in the second memory superblock compared to an amount of parity data storage in the first memory superblock.

11. The data storage device of claim 10 , further comprising:

means to perform a read verify operation to detect program failures, wherein the read verify operation is an enhanced post write read.

12. The data storage device of claim 11 , wherein the means to perform a read verify operation comprises either checking each wordline of a plurality of wordlines of the memory means for program failures, each erase block of a plurality of erase blocks of the memory means for program failures, or both each wordline of the plurality of wordlines and each erase block of the plurality of erase blocks for program failures.

13. The data storage device of claim 10 , wherein the memory means comprises a plurality of dies, and wherein each of the plurality of dies comprises a first plane and a second plane.

14. The data storage device of claim 13 , wherein at least one plane of the first plane and the second plane includes exclusive or (XOR) data.

15. The data storage device of claim 13 , further comprising a controller configured to:

write data to a first wordline of the memory means;

write data to a second wordline of the memory means;

perform a read verify operation on the first wordline; and

perform a read verify operation on the second wordline, wherein at least one of the first wordline and the second wordline does not include an XOR parity element.

16. The data storage device of claim 15 , wherein the read verify operation is enhanced post write read (EPWR).

17. The data storage device of claim 15 , wherein the XOR parity element is at least one of a full die redundancy, a full plane redundancy, and an erase block redundancy.

18. The data storage device of claim 10 , further comprising a decoder and an encoder disposed in a front module of the data storage device.

19. The data storage device of claim 10 , wherein first XOR parity data is generated in a front end module and wherein the device further includes a front module that is separate from the front end module.

20. The data storage device of claim 10 , wherein the memory means comprises:

a first superblock that has a first parity portion of a first storage size; and

a second superblock that has a second parity portion of a second storage size, wherein the first storage size is less than the second storage size.

Assignments (8)
PARTIAL RELEASE OF SECURITY INTERESTS Recorded Apr 25, 2025
From: JPMORGAN CHASE BANK, N.A., AS AGENT
To: SANDISK TECHNOLOGIES, INC.
Reel/Frame 071382/0001 →
SECURITY AGREEMENT Recorded Apr 25, 2025
From: SANDISK TECHNOLOGIES, INC.
To: JPMORGAN CHASE BANK, N.A., AS COLLATERAL AGENT
Reel/Frame 071050/0001 →
PATENT COLLATERAL AGREEMENT Recorded Aug 23, 2024
From: SANDISK TECHNOLOGIES, INC.
To: JPMORGAN CHASE BANK, N.A., AS THE AGENT
Reel/Frame 068762/0494 →
CHANGE OF NAME Recorded Jun 27, 2024
From: SANDISK TECHNOLOGIES, INC.
To: SANDISK TECHNOLOGIES, INC.
Reel/Frame 067982/0032 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded May 29, 2024
From: WESTERN DIGITAL TECHNOLOGIES, INC.
To: SANDISK TECHNOLOGIES, INC.
Reel/Frame 067567/0682 →
PATENT COLLATERAL AGREEMENT (AR) Recorded Feb 22, 2024
From: WESTERN DIGITAL TECHNOLOGIES, INC.
To: JPMORGAN CHASE BANK, N.A., AS THE AGENT
Reel/Frame 066648/0284 →
PATENT COLLATERAL AGREEMENT (DDTL) Recorded Feb 22, 2024
From: WESTERN DIGITAL TECHNOLOGIES, INC.
To: JPMORGAN CHASE BANK, N.A., AS THE AGENT
Reel/Frame 066648/0206 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jan 8, 2024
From: GOROBETS, SERGEY ANATOLIEVICH; BENNETT, ALAN D.; PARKER, LIAM; SHOHET, YUVAL; MARTIN, MICHELLE
To: WESTERN DIGITAL TECHNOLOGIES, INC.
Reel/Frame 066049/0069 →
Continuity (2)
Division 17202163 · Mar 15, 2021
Related Publication 20240086097A1 · Mar 14, 2024
References Cited (36)
US 8279668B2 · Cho et al. · 2012 [cited by applicant]
US 8499215B2 · Kong et al. · 2013 [cited by applicant]
US 8775901B2 · Sharon et al. · 2014 [cited by applicant]
US 8898374B2 · Yang · 2014 [cited by applicant]
US 8902652B1 · Huang et al. · 2014 [cited by applicant]
US 9135155B2 · Sharon et al. · 2015 [cited by applicant]
US 9619321B1 · Haratsch et al. · 2017 [cited by applicant]
US 10025662B2 · Yang et al. · 2018 [cited by applicant]
US 10101942B1 · Parker et al. · 2018 [cited by applicant]
US 10204007B2 · Zhang et al. · 2019 [cited by applicant]
US 10339000B2 · Yang et al. · 2019 [cited by applicant]
US 10769014B2 · Cariello · 2020 [cited by applicant]
US 10789126B2 · Singidi et al. · 2020 [cited by applicant]
US 11309051B2 · Asami et al. · 2022 [cited by applicant]
US 20120008389A1 · Kim · 2012 [cited by applicant]
US 20170315867A1 · Yang et al. · 2017 [cited by applicant]
US 20180025776A1 · Achtenberg et al. · 2018 [cited by applicant]
US 20190354478A1 · Kashyap · 2019 [cited by examiner]
US 20200110661A1 · Singidi et al. · 2020 [cited by applicant]
US 20200183779A1 · Cariello · 2020 [cited by applicant]
US 20200194064A1 · Barndt et al. · 2020 [cited by applicant]
CN 105359218A · 2016 [cited by applicant]
CN 107403646A · 2017 [cited by applicant]
CN 109767806A · 2019 [cited by applicant]
CN 110928722A · 2020 [cited by applicant]
CN 111415699A · 2020 [cited by applicant]
CN 111710358A · 2020 [cited by applicant]
EP 2513907A1 · 2012 [cited by applicant]
WO 2011075597A1 · 2011 [cited by applicant]
WO 2017087059A2 · 2017 [cited by applicant]
Benoit et al. “Efficient Checkpoint/Verification Patterns for Silent Error Detection,” ICL Research Report, RR-1403, May 2014, 16 pages. [cited by applicant]
Cai et al. “Error characterization, Mitigation, and Recovery in Flash-Memory-Based Solid-State Drives,” Proceedings of the IEEE, vol. 105, No. 9, pp. 1666-1704, Sep. 2017, doi: 10.1109/JPROC.2017.2713127, <https://arxiv… [cited by applicant]
International Search Report and the Written Opinion for International Application No. PCT/US2020/066420 mailed Apr. 7, 2021, 11 pages. [cited by applicant]
Huilong, Y., et al., “NAND flash memory large capacity image stored invalid block management”, Microelectronics and Computer, Issue 2, 2010. [cited by applicant]
Xinfeng, Y., et al., “Design of Low Error Rate Digital Telemetry System for Reentry Vehicle”, Beijing Aerospace Long March Aircraft Research Institute, vol. 8, No. 7, 2020. [cited by applicant]
Zuolo, L., et al., “LDPC soft decoding with improved performance in 1X-2X MLC and TLC Nand flash-based solid state drives”, IEEE, vol. 7, Issue 3, 2019. [cited by applicant]