IP Library Granted Patent US 6,911,714
Granted Patent B2
US 6,911,714 · App. 10/016,578 · Granted Jun 28, 2005

Adhesion and/or encapsulation of silicon carbide-based semiconductor devices on ceramic substrates

View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 6,911,714
App. No.
10/016,578
Granted
Jun 28, 2005
Kind
B2
Abstract

A SiC die with Os and/or W/WC/TiC contacts and metal conductors is encapsulated either alone or on a ceramic substrate using a borosilicate (BSG) glass that is formed at a temperature well below upper device operating temperature limits but serves as a stable protective layer above the operating temperature (over 1000° C., preferably >1200° C.). The glass is preferably 30-50% B 2 O 3 /70-50% SiO 2 , formed by reacting a mixed powder, slurry or paste of the components at 460°-1000° C. preferably about 700° C. The die can be mounted on the ceramic substrate using the BSG as an adhesive. Metal conductors on the ceramic substrate are also protected by the BSG. The preferred ceramic substrate is AlN but SiC/AlN or Al 2 O 3 can be used.

Claims (44)

1. A semiconductor device having at least one silicon carbide-containing layer which has been stabilized against substantial mechanical and thermal degradation, which comprises:

a silicon carbide-containing semiconductor substrate having a first and second major surface;

a contact comprising an electrically transparent diffusion barrier (ETDB) on at least one of the first and second major surface on the silicon carbide-containing layer;

an encapsulating insulative coating layer formed onto at least one of the first and second major surface of said silicon carbide-containing semiconductor substrate which protects said semiconductor device from mechanical degradation and from thermal degradation at temperatures above at least about 1000° C.

2. A device according to claim 1 including a ceramic substrate having first and second major surfaces, and

an adhesive layer adhering one of the major surfaces of the silicon carbide substrate to one of the major surfaces of the ceramic substrate,

the adhesive layer being stable to over 1000° C.

3. A device according to claim 2 in which the coating layer is borosilicate glass.

4. A device according to claims 3 in which the adhesive layer is borosilicate glass and the ceramic substrate includes a layer of AlN or Al 2 O 3 .

5. A device according to claim 2 in which the silicon carbide-containing semiconductor substrate is mounted on the ceramic substrate in a flip chip configuration, in which the contact on the silicon carbide-containing layer is connected directly to a bonding pad on the ceramic substrate.

6. A device according to claim 1 in which the ETDB comprises a transition metal-carbide layer.

7. A device according to claim 1 in which the ETDB layer comprises an osmium layer.

8. A semiconductor device having at least one silicon carbide-containing layer bonded to an underlying substrate which has been encapsulated and stabilized against substantial mechanical and thermal degradation, which comprises;

a silicon carbide-containing semiconductor substrate having a first and second major surface; and

a contact comprising an electrically transparent diffusion barrier (ETDB) on the silicon carbide containing layer;

an underlying substrate having a first and second major surface; and

an adhesive-encapsulating coating layer which bonds at least one of the first and second major surface of said silicon carbide-containing semiconductor substrate to one of the first and second major surface of said underlying substrate and which is coated onto at least one of the first and second major surface of said silicon carbide-containing semiconductor substrate;

said bonded SiC-containing substrate-underlying substrate structure and coating layer being formed without substantial mechanical or thermal degradation at temperatures less than 1000° C. and the coating layer being operative for protecting said semiconductor device from mechanical degradation and from thermal degradation at temperatures above at least about 1000° C.

9. A device according to claim 8 in which the ETDB comprises a transition metal-carbide layer.

10. A device according to claim 8 in which the ETDB layer comprises an osmium layer.

11. A device according to claim 8 in which the silicon carbide-containing semiconductor substrate is mounted on the underlying substrate in a flip chip configuration, in which the contact on the silicon carbide-containing layer is connected directly to a bonding pad on the underlying substrate.

12. A packaged SiC device which comprises:

a SiC die having a silicon carbide-containing layer;

a contact forming an electrical connection to the SiC die, the contact comprising an electrically transparent diffusion barrier (ETDB) on the silicon carbide containing layer;

a package substrate comprising a layer of AlN or Al 2 O 3 ;

a metal conductor on the package substrate connected to the contact; and

a borosilicate glass layer adhering and interfacing the SiC die to the package substrate.

13. A device according to claim 12 which further comprises a borosilicate glass layer which encapsulates the SiC die and the metal conductor on the package substrate.

14. A device according to claim 12 wherein the metal conductor is made of tungsten.

15. A device according to claim 12 in which the ETDB comprises a transition metal-carbide layer.

16. A device according to claim 12 in which the ETDB layer comprises an osmium layer.

17. A device according to claim 12 in which the silicon carbide-containing semiconductor substrate is mounted on the package substrate in a flip chip configuration, in which the contact on the silicon carbide-containing layer is connected directly to a bonding pad on the package substrate.

18. A resistive thermal device comprising;

a ceramic layer having a major surface;

a SiC-containing semiconductor substrate on the ceramic layer;

a contact comprising an electrically-transparent diffusion barrier (ETDB) on the SiC-containing substrates;

a metal layer on the major surface of the ceramic layer and on the contact on the SiC-containing substrate; and

a coating of borosilicate glass adhered to the major surface of the ceramic layer and covering the metal layer.

19. A device according to claim 18 in which ceramic layer is AlN.

20. A device according to claim 18 in which the ceramic layer is Al 2 O 3 .

21. A device according to claim 18 in which the metal includes a Pt thin film.

22. A device according to claim 18 in which the ETDB comprises a transition metal-carbide layer.

23. A device according to claim 18 in which the ETDB layer comprises an osmium layer.

24. A device according to claim 18 in which the silicon carbide-containing semiconductor substrate is mounted on the ceramic layer in a flip chip configuration, in which the contact on the silicon carbide-containing layer is connected directly to a bonding pad on the ceramic layer.

Assignments (7)
RELEASE OF SECURITY INTEREST Recorded Jan 19, 2016
From: BANK OF AMERICA, N.A.
To: MICROSEMI CORPORATION; MICROSEMI CORP.-ANALOG MIXED SIGNAL GROUP, A DELAWARE CORPORATION; MICROSEMI SOC CORP., A CALIFORNIA CORPORATION; MICROSEMI SEMICONDUCTOR (U.S.) INC., A DELAWARE CORPORATION; MICROSEMI FREQUENCY AND TIME CORPORATION, A DELAWARE CORPORATION; MICROSEMI COMMUNICATIONS, INC. (F/K/A VITESSE SEMICONDUCTOR CORPORATION), A DELAWARE CORPORATION; MICROSEMI CORP.-MEMORY AND STORAGE SOLUTIONS (F/K/A WHITE ELECTRONIC DESIGNS CORPORATION), AN INDIANA CORPORATION
Reel/Frame 037558/0711 →
PATENT SECURITY AGREEMENT Recorded Feb 11, 2011
From: WHITE ELECTRONIC DESIGNS CORP.; ACTEL CORPORATION; MICROSEMI CORPORATION
To: MORGAN STANLEY & CO. INCORPORATED
Reel/Frame 025783/0613 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jun 14, 2007
From: MICROSEMI CORP. - POWER PRODUCTS GROUP
To: MICROSEMI CORPORATION
Reel/Frame 019419/0910 →
MERGER Recorded May 12, 2006
From: ADVANCED POWER TECHNOLOGY, INC.
To: MICROSEMI CORP. - POWER PRODUCTS GROUP
Reel/Frame 017606/0501 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Sep 21, 2004
From: ZEUS SEMICONDUCTOR, INC., AN OREGON CORPORATION
To: ADVANCED POWER TECHNOLOGY, INC., A DELAWARE CORPORATION
Reel/Frame 015156/0553 →
RELEASE OF SECURITY INTEREST Recorded Aug 3, 2004
From: CASCADIA PACIFIC II, LLC
To: CALDUS SEMICONDUCTOR CORPORATION (AKA CALDUS SEMICONDUCTOR, INC.) NOW KNOWN AS ZEUS SEMICONDUCTOR, INC.
Reel/Frame 014943/0276 →
CHANGE OF NAME Recorded Jul 30, 2004
From: CALDUS SEMICONDUCTOR, INC
To: ZEUS SEMICONDUCTOR, INC.
Reel/Frame 014926/0796 →