IP Library Granted Patent US 6,979,984
Granted Patent B2
US 6,979,984 · App. 10/412,507 · Granted Dec 27, 2005

Method of forming a low quiescent current voltage regulator and structure therefor

View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 6,979,984
App. No.
10/412,507
Granted
Dec 27, 2005
Kind
B2
Abstract

A voltage regulator ( 10 ) is formed to generate a compensation current to flow when an output voltage of the voltage regulator ( 10 ) exceeds a compensation value. The compensation current is at least equal to the leakage current of the output transistor ( 24 ).

Claims (31)

1. A method of forming a voltage regulator comprising:

forming the voltage regulator to provide an output voltage having a first value and a load current on a voltage output; and

forming the voltage regulator to selectively generate a compensation current to flow from an output device of the voltage regulator to a voltage return of the voltage regulator but not through the voltage output wherein the voltage regulator is configured to selectively generate the compensation current after the output device is disabled and when the output voltage of the voltage regulator exceeds a second value that is greater than the first value.

2. The method of claim 1 wherein forming the voltage regulator to selectively generate the compensation current includes disabling the compensation current when the output voltage decreases to a third value that is less than the second value and greater than the first value.

3. The method of claim 1 wherein forming the voltage regulator to selectively generate the compensation current to flow includes forming the voltage regulator to selectively generate the compensation current to flow through the output device but not flow through an external load or through an external filter capacitor.

4. The method of claim 1 wherein forming the voltage regulator to generate the compensation current to flow includes forming the voltage regulator to enable a current source to generate the compensation current.

5. The method of claim 4 wherein forming the voltage regulator to generate the compensation current to flow includes forming the voltage regulator to enable the current source when the output voltage of the voltage regulator exceeds the first value.

6. The method of claim 5 further including forming the voltage regulator to disable the current source when the output voltage of the voltage regulator decreases to a second value that is less than the first value.

7. The method of claim 1 wherein forming the voltage regulator to generate the compensation current to flow includes forming the voltage regulator to generate a feedback voltage that is representative of the output voltage and coupling the voltage regulator to compare the feedback voltage to a first reference voltage value to generate the output voltage and coupling the voltage regulator to compare the feedback voltage to a second reference voltage having a value that is greater than a first reference voltage value to generate the compensation current to flow.

8. A method of forming a regulated voltage comprising:

generating an output voltage that has a desired operating range between a first desired value and a second desired value that is less than the first desired value;

disabling an output device when the output voltage reaches the first desired value; and

selectively enabling a compensation current to flow from the output device to a voltage return when the output device is disabled and when the output voltage exceeds a compensation value that is greater than the first desired value.

9. The method of claim 8 further including disabling the compensation current when the output voltage decreases to another value that is less than the compensation value and greater than the first desired value.

10. The method of claim 8 wherein generating the output voltage includes coupling the output voltage to output terminals of a voltage regulator and wherein selectively enabling the compensation current to flow from the output device to the voltage return includes diverting current from flowing through the output terminals.

11. The method of claim 8 wherein selectively enabling the compensation current to flow includes enabling a current source to sink leakage current of the output device.

12. The method of claim 8 wherein selectively enabling the compensation current to flow includes forming a feedback voltage that is representative of the output voltage, comparing the feedback voltage to a first reference voltage for disabling the output device, comparing the feedback voltage to a second reference voltage that is larger than the first reference voltage and responsively enabling the compensation current to flow.

13. The method of claim 12 wherein comparing the feedback voltage to the second reference voltage that is larger than the first reference voltage and responsively enabling the compensation current to flow includes using a hysteresis comparator for comparing the feedback voltage to the second reference voltage.

14. The method of claim 12 wherein comparing the feedback voltage to the second reference voltage that is larger than the first reference voltage includes adding an offset voltage to the first reference voltage.

15. A voltage regulator comprising:

an output device coupled to receive an input voltage and form an output on an output of the voltage regulator;

a selectable current source coupled between the output device and a voltage return;

a feedback network coupled to form a feedback voltage that is representative of the output voltage;

an error amplifier coupled to receive a first reference voltage and the first reference voltage and responsively drive the output device; and

a compensation amplifier coupled to receive the feedback voltage and a second reference voltage that is greater than the first reference voltage and responsively generate a compensation current to flow from the output device through the selectable current source to the voltage return but not through the output of the voltage regulator.

16. The voltage regulator of claim 15 wherein the compensation amplifier is a hysteresis comparator.

17. The voltage regulator of claim 15 wherein the compensation amplifier coupled to receive the feedback voltage and the second reference voltage that is greater than the first reference voltage and responsively generate the compensation current includes the compensation amplifier operably coupled to enable a current source to generate the compensation current.

18. The voltage regulator of claim 15 further including a fixed current source coupled to generate a fixed current to flow from the output device, wherein a value of the fixed current is approximately equal to a value of a leakage current of the output device.

19. A method of forming a voltage regulator comprising:

forming the voltage regulator to provide an output voltage having a first value and a load current on a voltage output; and

forming the voltage regulator to selectively generate a compensation current to flow from an output device of the voltage regulator to a voltage return of the voltage regulator when the output voltage of the voltage regulator exceeds a second value that is greater than the first value including configuring a first current source to generate a first compensation current to flow through the output device to the first current source but not through the voltage output and also including configuring a selectable current source to generate the compensation current to flow through the output device.

Assignments (7)
RELEASE OF SECURITY INTEREST IN PATENTS RECORDED AT REEL 038620, FRAME 0087 Recorded Jun 22, 2023
From: DEUTSCHE BANK AG NEW YORK BRANCH, AS COLLATERAL AGENT
To: SEMICONDUCTOR COMPONENTS INDUSTRIES, LLC; FAIRCHILD SEMICONDUCTOR CORPORATION
Reel/Frame 064070/0001 →
CORRECTIVE ASSIGNMENT TO CORRECT THE INCORRECT PATENT NUMBER 5859768 AND TO RECITE COLLATERAL AGENT ROLE OF RECEIVING PARTY IN THE SECURITY INTEREST PREVIOUSLY RECORDED ON REEL 038620 FRAME 0087. ASSIGNOR(S) HEREBY CONFIRMS THE SECURITY INTEREST. Recorded Aug 25, 2016
From: SEMICONDUCTOR COMPONENTS INDUSTRIES, LLC
To: DEUTSCHE BANK AG NEW YORK BRANCH, AS COLLATERAL AGENT
Reel/Frame 039853/0001 →
SECURITY INTEREST Recorded Apr 15, 2016
From: SEMICONDUCTOR COMPONENTS INDUSTRIES, LLC
To: DEUTSCHE BANK AG NEW YORK BRANCH
Reel/Frame 038620/0087 →
RELEASE OF SECURITY INTEREST Recorded Sep 4, 2014
From: JPMORGAN CHASE BANK, N.A.
To: SEMICONDUCTOR COMPONENTS INDUSTRIES, LLC
Reel/Frame 033686/0092 →
SECURITY AGREEMENT Recorded Sep 10, 2007
From: SEMICONDUCTOR COMPONENTS INDUSTRIES, LLC
To: JPMORGAN CHASE BANK, N.A.
Reel/Frame 019795/0808 →
SECURITY INTEREST Recorded Dec 23, 2003
From: SEMICONDUCTOR COMPONENTS INDUSTRIES, LLC
To: JPMORGAN CHASE BANK, AS COLLATERAL AGENT
Reel/Frame 014830/0212 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Apr 14, 2003
From: PERRIER, STEPHANE; BERNARD, PATRICK; DAUDE, PIERRE
To: SEMICONDUCTOR COMPONENTS INDUSTRIES, L.L.C.
Reel/Frame 013978/0925 →