IP Library › Granted Patent US 7,459,772
Granted Patent B2
US 7,459,772 · App. 10/955,929 · Granted Dec 2, 2008

Face-to-face bonded I/O circuit die and functional logic circuit die system

Assignee: Actel Corporation
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 7,459,772
App. No.
10/955,929
Granted
Dec 2, 2008
Kind
B2
Abstract

An integrated circuit system includes a first set of integrated circuit dice each member of the set having a different configuration of input/output circuits disposed thereon and a second set of integrated circuit dice each having different logical function circuits disposed thereon. Each member of the first and second sets of integrated circuit dice include an array of face-to-face bonding pads disposed thereon that mate with the array of face-to-face bonding pads of each member of the other set.

Claims (28)

1. An integrated circuit system including:

a first integrated circuit die having a plurality of wire-bonding pads and an array of face-to-face bonding structures disposed on a face thereof, the first integrated circuit die also having only input/output circuits disposed thereon, first ones of the input/output circuits having inputs connected to ones of the wire-bonding pads and outputs connected to ones of the face-to-face bonding structures, and second ones of the input/output circuits having inputs connected to ones of the face-to-face bonding structures and outputs connected to ones of the wire-bonding pads; and

a second integrated circuit die having an array of face-to-face bonding structures disposed on a face thereof, the array of face-to-face bonding structures mating with the array of face-to-face bonding structures disposed on the first integrated circuit die, the second integrated circuit die having only logical function circuits disposed thereon, input elements associated with the logical function circuits coupled to first ones of the face-to-face bonding structures, and output elements associated with the logical function circuits coupled to second ones of the face-to-face bonding structures.

2. The integrated circuit system of claim 1 wherein input/output circuits are disposed in a peripheral portion of said first integrated circuit die and said mating face-to-face bonding pads are disposed on said opposing face of said first integrated circuit die at an interior portion thereof.

3. The integrated circuit system of claim 1 wherein said mating face-to-face bonding are disposed at least partially over said input/output circuits.

4. The integrated circuit system of claim 1 further including additional circuits disposed under said mating face-to-face bonding pads.

5. The integrated circuit system of claim 1 wherein said logical function circuits on said second integrated circuit die include a field programmable gate array.

6. The integrated circuit system of claim 5 further including additional circuits disposed under said mating face-to-face bonding pads.

7. The integrated circuit system of claim 6 wherein said additional circuits include a digital-to-analog converter circuit.

8. The integrated circuit system of claim 6 wherein said additional circuits include an analog-to-digital converter circuit.

9. The integrated circuit system of claim 6 wherein said additional circuits include a voltage-regulator circuit.

10. The integrated circuit system of claim 6 wherein said additional circuits include a field-programmable-gate-array programming-control circuit.

11. The integrated circuit system of claim 6 wherein said additional circuits include at least one charge-pump circuit.

12. The integrated circuit system of claim 6 wherein said additional circuits include a data-conditioning circuit.

13. The integrated circuit system of claim 12 wherein said data-conditioning circuit comprises a serdes circuit.

14. The integrated circuit system of claim 13 wherein said data-conditioning circuit comprises a bus-interface circuit.

15. The integrated circuit system of claim 1 wherein:

at least some of the input/output circuits are programmable, and

program-control registers coupled to the at least some of the input/output circuits are disposed on the first die.

16. An input/output integrated circuit die for use in an integrated-circuit system including:

a plurality of wire-bonding pads disposed on a face thereof;

an array of face-to-face bonding structures disposed on the face thereof said array being arranged in a match pattern;

a plurality of input/output circuits comprising the only circuits on the integrated circuit die, first ones of the input/output circuits having inputs connected to ones of the wire-bonding pads and outputs connected to ones of the face-to-face bonding structures, and second ones of the input/output circuits having inputs connected to ones of the face-to-face bonding structures and outputs connected to ones of the wire-bonding pads.

17. An integrated circuit system including:

a set of first integrated circuit dice, each member of the set of first integrated circuit dice having a plurality of wire-bonding pads and an array of face-to-face bonding structures disposed on a face thereof, each member of the set of first integrated circuit dice also having only input/output circuits disposed thereon, first ones of the input/output circuits having inputs connected to ones of the wire-bonding pads and outputs connected to ones of the face-to-face bonding structures, and second ones of the input/output circuits having inputs connected to ones of the face-to-face bonding structures and outputs connected to ones of the wire-bonding pads, each member of the set of first integrated circuit dice having a different configuration of I/O pad connections; and

a set of second integrated circuit dice, each member of the set of second integrated circuit dice having an array of face-to-face bonding structures disposed on a face thereof that mates with the array of face-to-face bonding structures disposed on each member of the set of first integrated circuit dice, each member of the set of second integrated circuit dice having only different logical function circuits disposed thereon, input elements associated with the logical function circuits of each member of the set of second integrated circuit dice coupled to first ones of the face-to-face bonding structures, and output elements associated with the logical function circuits of each member of the set of second integrated circuit dice coupled to second ones of the face-to-face bonding structures.

18. The integrated circuit system of claim 17 wherein the configuration of I/O pad connections in the first set comprises a different number of I/O connections.

19. The integrated circuit system of claim 17 wherein the logical function circuit of each logical function circuit in the second set is a programmable logic device and each logical function circuit in the second set includes a different number of gates.

Assignments (7)
RELEASE OF SECURITY INTEREST Recorded May 29, 2018
From: MORGAN STANLEY SENIOR FUNDING, INC.
To: MICROSEMI CORPORATION; MICROSEMI SEMICONDUCTOR (U.S.), INC.; MICROSEMI FREQUENCY AND TIME CORPORATION; MICROSEMI COMMUNICATIONS, INC.; MICROSEMI SOC CORP.; MICROSEMI CORP. - POWER PRODUCTS GROUP; MICROSEMI CORP. - RF INTEGRATED SOLUTIONS
Reel/Frame 046251/0391 →
PATENT SECURITY AGREEMENT Recorded Feb 3, 2016
From: MICROSEMI CORPORATION; MICROSEMI SEMICONDUCTOR (U.S.) INC. (F/K/A LEGERITY, INC., ZARLINK SEMICONDUCTOR (V.N.) INC., CENTELLAX, INC., AND ZARLINK SEMICONDUCTOR (U.S.) INC.); MICROSEMI FREQUENCY AND TIME CORPORATION (F/K/A SYMMETRICON, INC.); MICROSEMI COMMUNICATIONS, INC. (F/K/A VITESSE SEMICONDUCTOR CORPORATION); MICROSEMI SOC CORP. (F/K/A ACTEL CORPORATION); MICROSEMI CORP. - POWER PRODUCTS GROUP (F/K/A ADVANCED POWER TECHNOLOGY INC.); MICROSEMI CORP. - RF INTEGRATED SOLUTIONS (F/K/A AML COMMUNICATIONS, INC.)
To: MORGAN STANLEY SENIOR FUNDING, INC.
Reel/Frame 037691/0697 →
RELEASE OF SECURITY INTEREST Recorded Jan 19, 2016
From: BANK OF AMERICA, N.A.
To: MICROSEMI CORPORATION; MICROSEMI CORP.-ANALOG MIXED SIGNAL GROUP, A DELAWARE CORPORATION; MICROSEMI SOC CORP., A CALIFORNIA CORPORATION; MICROSEMI SEMICONDUCTOR (U.S.) INC., A DELAWARE CORPORATION; MICROSEMI FREQUENCY AND TIME CORPORATION, A DELAWARE CORPORATION; MICROSEMI COMMUNICATIONS, INC. (F/K/A VITESSE SEMICONDUCTOR CORPORATION), A DELAWARE CORPORATION; MICROSEMI CORP.-MEMORY AND STORAGE SOLUTIONS (F/K/A WHITE ELECTRONIC DESIGNS CORPORATION), AN INDIANA CORPORATION
Reel/Frame 037558/0711 →
CHANGE OF NAME Recorded Dec 28, 2015
From: ACTEL CORPORATION
To: MICROSEMI SOC CORP.
Reel/Frame 037393/0572 →
NOTICE OF SUCCESSION OF AGENCY Recorded Apr 9, 2015
From: ROYAL BANK OF CANADA (AS SUCCESSOR TO MORGAN STANLEY & CO. LLC)
To: BANK OF AMERICA, N.A., AS SUCCESSOR AGENT
Reel/Frame 035657/0223 →
PATENT SECURITY AGREEMENT Recorded Feb 11, 2011
From: WHITE ELECTRONIC DESIGNS CORP.; ACTEL CORPORATION; MICROSEMI CORPORATION
To: MORGAN STANLEY & CO. INCORPORATED
Reel/Frame 025783/0613 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jan 24, 2005
From: SPEERS, THEODORE
To: ACTEL CORPORATION
Reel/Frame 015597/0702 →
Continuity (1)
Related Publication 20060071332A1 · Apr 6, 2006