IP Library Granted Patent US 7,113,041
Granted Patent B2
US 7,113,041 · App. 11/108,815 · Granted Sep 26, 2006

Operational amplifier

View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 7,113,041
App. No.
11/108,815
Granted
Sep 26, 2006
Kind
B2
Abstract

An operational amplifier that decreases idling current, widens a voltage output range, and increases load driving capacity. The operational amplifier includes a first output transistor connected to a high potential power supply. A second output transistor is connected between the first output transistor and a low potential power supply. The first and second output transistors generate an output signal at a node between the first output transistor and the second output transistor. An idling current control circuit controls the collector current of the first output transistor in accordance with the base voltage of the second output transistor to control the idling current of the first and second output transistors.

Claims (13)

1. An operational amplifier, comprising:

a first output transistor connected to a high potential power supply;

a second output transistor connected between the first output transistor and a low potential power supply, wherein the first and second output transistors generate an output signal at a node between the first output transistor and the second output transistor; and

an idling current control circuit connected to the first and second output transistors for controlling a collector current of the first output transistor in accordance with a base voltage of the second output transistor to control an idling current of the first and second output transistors and controlling a base current of the first output transistor in accordance with the difference between the base voltage of the second output transistor and a predetermined reference voltage.

2. The operational amplifier according to claim 1 , wherein the idling current control circuit includes a first current mirror circuit having a first NPN transistor and a second NPN transistor, wherein the first NPN transistor has an emitter for receiving the predetermined reference voltage, and wherein the second NPN transistor has an emitter connected to a base of the second output transistor, and the second NPN transistor controls the collector current of the first output transistor in accordance with a collector current of the second NPN transistor.

3. The operational amplifier according to claim 2 , wherein the idling current control circuit further includes a third NPN transistor connected to the emitter of the first NPN transistor for generating the predetermined reference voltage.

4. The operational amplifier according to claim 1 , wherein the first output transistor is a PNP transistor, the second output transistor is an NPN transistor, and the idling current control circuit includes:

a first current source and a second current source connected to the high potential power supply; and

a first current mirror circuit connected to the first and second current sources and having a first NPN transistor and a second NPN transistor;

wherein the first NPN transistor has an emitter for receiving the reference voltage and a collector connected to the first current source; and

wherein the second NPN transistor has an emitter connected to a base of the second output transistor and a collector connected to the second current source and a base of the first output transistor, and the second NPN transistor controls the collector current of the first output transistor in accordance with a collector current of the second NPN transistor.

5. The operational amplifier according to claim 4 , wherein the idling current control circuit further includes a third NPN transistor connected to the emitter of the first NPN transistor for generating the predetermined reference voltage.

6. The operational amplifier according to claim 4 , wherein the second current source includes a second current mirror circuit, and wherein the second current mirror circuit includes a third NPN transistor operated in accordance with an input signal of the operational amplifier, the third NPN transistor generating a reference current of the second current mirror circuit.

Assignments (8)
CORRECTIVE ASSIGNMENT TO CORRECT THE 8647899 PREVIOUSLY RECORDED ON REEL 035240 FRAME 0429. ASSIGNOR(S) HEREBY CONFIRMS THE SECURITY INTERST. Recorded Nov 3, 2020
From: CYPRESS SEMICONDUCTOR CORPORATION; SPANSION LLC
To: MORGAN STANLEY SENIOR FUNDING, INC.
Reel/Frame 058002/0470 →
RELEASE OF SECURITY INTEREST Recorded Jun 12, 2017
From: MORGAN STANLEY SENIOR FUNDING, INC.
To: CYPRESS SEMICONDUCTOR CORPORATION
Reel/Frame 042769/0227 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Mar 29, 2017
From: CYPRESS SEMICONDUCTOR CORPORATION
To: MONTEREY RESEARCH, LLC
Reel/Frame 042108/0880 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jun 30, 2015
From: SPANSION, LLC
To: CYPRESS SEMICONDUCTOR CORPORATION
Reel/Frame 036039/0001 →
SECURITY INTEREST Recorded Mar 21, 2015
From: CYPRESS SEMICONDUCTOR CORPORATION; SPANSION LLC
To: MORGAN STANLEY SENIOR FUNDING, INC.
Reel/Frame 035240/0429 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Sep 11, 2013
From: FUJITSU SEMICONDUCTOR LIMITED
To: SPANSION LLC
Reel/Frame 031205/0461 →
CHANGE OF NAME Recorded Jul 27, 2010
From: FUJITSU MICROELECTRONICS LIMITED
To: FUJITSU SEMICONDUCTOR LIMITED
Reel/Frame 024794/0500 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Dec 10, 2008
From: FUJITSU LIMITED
To: FUJITSU MICROELECTRONICS LIMITED
Reel/Frame 021985/0715 →