IP Library Granted Patent US 7,615,851
Granted Patent B2
US 7,615,851 · App. 11/307,313 · Granted Nov 10, 2009

Integrated circuit package system

View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 7,615,851
App. No.
11/307,313
Filed
Jan 31, 2006
Granted
Nov 10, 2009
Kind
B2
Art Unit
2826
USPC
257/666
Abstract

An integrated circuit package system comprised by providing a leadframe including leads configured to provide electrical contact between an integrated circuit chip and an external electrical source. Configuring the leads to include outer leads, down set transitional leads, and down set inner leads. Connecting the integrated circuit chip electrically to the down set inner leads. Depositing an encapsulating material to prevent exposure of the down set inner leads.

Claims (13)

1. An integrated circuit package system for manufacturing an integrated circuit package comprising:

providing a leadframe including a paddle offset from an integrated circuit chip and leads configured to provide electrical contact between the integrated circuit chip and an external electrical source;

configuring the leads to include outer leads, down set transitional leads, and down set inner leads;

down-setting the paddle to a depth of about 0.150 mm to about 1.100 mm below a plane of the outer leads;

configuring the integrated circuit chip to overlap a portion of the down set inner leads;

connecting the integrated circuit chip electrically to the top or bottom of the centermost portion of the down set inner leads; and

depositing an encapsulating material to prevent exposure of the down set inner leads.

2. The system as claimed in claim 1 wherein:

depositing the encapsulating material is facilitated by the structure of the integrated circuit package system.

3. The system as claimed in claim 1 wherein:

configuring the leads includes forming a cavity for retaining the integrated circuit chip.

4. The system as claimed in claim 1 wherein:

configuring the leads includes a pitch design of about 0.200 mm or less.

Assignments (6)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Sep 3, 2025
From: STATS CHIPPAC PTE. LTD.
To: STATS CHIPPAC MANAGEMENT PTE. LTD.
Reel/Frame 072788/0917 →
CORRECT ERROR IN ASSIGNMENT NAME FROM STATS CHIPPAC, PTE. LTE TO STATS CHIPPAC PTE. LTD (REEL: 038378 FRAME: 0319) Recorded Aug 30, 2023
From: STATS CHIPPAC PTE. LTE.
To: STATS CHIPPAC PTE. LTD.
Reel/Frame 064760/0986 →
RELEASE OF SECURITY INTEREST Recorded Jun 15, 2020
From: CITICORP INTERNATIONAL LIMITED, AS COMMON SECURITY AGENT
To: STATS CHIPPAC, INC.; STATS CHIPPAC PTE. LTD. FORMERLY KNOWN AS STATS CHIPPAC LTD.
Reel/Frame 052935/0327 →
CHANGE OF NAME Recorded Apr 7, 2016
From: STATS CHIPPAC LTD.
To: STATS CHIPPAC PTE. LTE.
Reel/Frame 038378/0319 →
SECURITY INTEREST Recorded Aug 6, 2015
From: STATS CHIPPAC, INC.; STATS CHIPPAC LTD.
To: CITICORP INTERNATIONAL LIMITED, AS COMMON SECURITY AGENT
Reel/Frame 036288/0748 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jan 31, 2006
From: LEE, TAESUNG; LEE, JAE SOO; KIM, GEUN SIK
To: STATS CHIPPAC LTD.
Reel/Frame 017098/0445 →