IP Library Granted Patent US 8,203,214
Granted Patent B2
US 8,203,214 · App. 11/769,691 · Granted Jun 19, 2012

Integrated circuit package in package system with adhesiveless package attach

View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 8,203,214
App. No.
11/769,691
Granted
Jun 19, 2012
Kind
B2
Abstract

An integrated circuit package in package system includes a package in package lead with a package in package lead surface substantially planar, attaching a first integrated circuit package having a first encapsulant surface substantially coplanar with the package in package lead surface, attaching a second integrated circuit near the first integrated circuit package, and forming a package in package encapsulant over the first integrated circuit package and the second integrated circuit.

Claims (36)

1. A method for manufacturing an integrated circuit package in package system comprising:

providing a package in package lead with a package in package lead surface substantially planar;

attaching a first integrated circuit package having a first package lead and a first encapsulant having a first encapsulant surface substantially coplanar with the package in package lead surface, the first package lead protruding from the first encapsulant;

attaching a second integrated circuit near the first integrated circuit package; and

forming a package in package encapsulant over the first integrated circuit package and the second integrated circuit, a side of the package in package lead opposite the package in package lead surface exposed from the package in package encapsulant.

2. The method as claimed in claim 1 wherein attaching the first integrated circuit package includes electrically connecting the first integrated circuit package to the package in package lead.

3. The method as claimed in claim 1 wherein attaching the second integrated circuit includes attaching the second integrated circuit over the first integrated circuit package.

4. The method as claimed in claim 1 wherein attaching the second integrated circuit includes attaching the second integrated circuit adjacent the first integrated circuit package.

5. The method as claimed in claim 1 wherein attaching the second integrated circuit includes attaching a second integrated circuit package having the second integrated circuit adjacent the first integrated circuit package.

6. A method for manufacturing an integrated circuit package in package system comprising:

forming a package in package lead having a package in package lead surface substantially planar to another package in package lead;

mounting a first integrated circuit package having a first package lead and a first encapsulant having a first encapsulant surface substantially coplanar with the package in package lead surface and another package in package lead surface, the first package lead protruding from the first encapsulant;

connecting a second integrated circuit to the first integrated circuit package with a second connector; and

applying a package in package encapsulant over the first integrated circuit package and the second integrated circuit, the package in package encapsulant having a plane of a package in package mounting surface substantially coplanar with the first encapsulant surface and the package in package lead surface, and a side of the package in package lead opposite the package in package lead surface exposed from the package in package encapsulant.

7. The method as claimed in claim 6 wherein connecting the second integrated circuit includes connecting the second integrated circuit having a second integrated circuit mounting surface substantially coplanar to the package in package mounting surface.

8. The method as claimed in claim 6 wherein connecting the second integrated circuit includes connecting the second integrated circuit over a die concealer adjacent the first integrated circuit package.

9. The method as claimed in claim 6 wherein forming the package in package lead includes forming the package in package lead in a shape of a J-bend lead.

10. The method as claimed in claim 6 wherein forming the package in package lead includes forming the package in package lead in a shape of a stackable lead having a top terminal and a bottom terminal.

11. An integrated circuit package in package system comprising:

a package in package lead with a package in package lead surface substantially planar;

a first integrated circuit package having a first package lead and a first encapsulant having a first encapsulant surface substantially coplanar with the package in package lead surface, the first package lead protruding from the first encapsulant;

a second integrated circuit near the first integrated circuit package; and

a package in package encapsulant over the first integrated circuit package and the second integrated circuit, a side of the package in package lead opposite the package in package lead surface exposed from the package in package encapsulant.

12. The system as claimed in claim 11 wherein the first integrated circuit package includes the first integrated circuit package electrically connected to the package in package lead.

13. The system as claimed in claim 11 wherein the second integrated circuit includes the second integrated circuit over the first integrated circuit package.

14. The system as claimed in claim 11 wherein the second integrated circuit includes the second integrated circuit adjacent the first integrated circuit package.

15. The system as claimed in claim 11 wherein the second integrated circuit includes a second integrated circuit package having the second integrated circuit adjacent the first integrated circuit package.

16. The system as claimed in claim 11 wherein:

the package in package lead with the package in package lead surface is substantially planar to another package in package lead;

the first integrated circuit package having a first encapsulant surface substantially coplanar with the package in package lead surface and another package in package lead surface;

the second integrated circuit is connected to the first integrated circuit package with a second connector; and

the package in package encapsulant is over the first integrated circuit package and the second integrated circuit, the package in package encapsulant having a plane of a package in package mounting surface substantially coplanar with the first encapsulant surface and the package in package lead surface.

17. The system as claimed in claim 16 wherein the second integrated circuit includes the second integrated circuit having a second integrated circuit mounting surface substantially coplanar to the package in package mounting surface.

18. The system as claimed in claim 16 wherein the second integrated circuit includes the second integrated circuit over a die concealer adjacent the first integrated circuit package.

19. The system as claimed in claim 16 wherein the package in package lead is in a shape of a J-bend lead.

20. The system as claimed in claim 16 wherein the package in package lead is in a shape of a stackable lead having a top terminal and a bottom terminal.

Assignments (7)
CORRECTIVE ASSIGNMENT TO CORRECT A TYPOGRAPHICAL ERROR ON THE COVER SHEET PREVIOUSLY RECORDED AT REEL: 038388 FRAME: 0036. ASSIGNOR(S) HEREBY CONFIRMS THE CHANGE OF NAME. Recorded Sep 7, 2023
From: STATS CHIPPAC LTD.
To: STATS CHIPPAC PTE. LTD.
Reel/Frame 064834/0911 →
CORRECTIVE ASSIGNMENT TO CORRECT A TYPOGRAPHICAL ERROR ON THE COVER SHEET PREVIOUSLY RECORDED AT REEL: 064789 FRAME: 0885. ASSIGNOR(S) HEREBY CONFIRMS THE CORRECTIVE ASSIGNMENT. Recorded Sep 7, 2023
From: STATS CHIPPAC LTD.
To: STATS CHIPPAC PTE. LTD.
Reel/Frame 064836/0363 →
CORRECT ERROR IN ASSIGNMENT NAME FROM STATS CHIPPAC PTE. LTE. TO STATS CHIPPAC PTE. LTD. (REEL: 38388 FRAME: 0036 Recorded Aug 31, 2023
From: STATS CHIPPAC LTD.
To: STATS CHIPPAC PTE. LTE.
Reel/Frame 064789/0885 →
RELEASE OF SECURITY INTEREST Recorded Jun 8, 2020
From: CITICORP INTERNATIONAL LIMITED, AS COMMON SECURITY AGENT
To: STATS CHIPPAC, INC.; STATS CHIPPAC PTE. LTD. FORMERLY KNOWN AS STATS CHIPPAC LTD.
Reel/Frame 052864/0057 →
CHANGE OF NAME Recorded Apr 8, 2016
From: STATS CHIPPAC LTD.
To: STATS CHIPPAC PTE. LTE.
Reel/Frame 038388/0036 →
SECURITY INTEREST Recorded Aug 6, 2015
From: STATS CHIPPAC, INC.; STATS CHIPPAC LTD.
To: CITICORP INTERNATIONAL LIMITED, AS COMMON SECURITY AGENT
Reel/Frame 036288/0748 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jun 27, 2007
From: BATHAN, HENRY DESCALZO; CAMACHO, ZIGMUND RAMIREZ; TAY, LIONEL CHIEN HUI; PUNZALAN, JEFFREY D.
To: STATS CHIPPAC LTD.
Reel/Frame 019490/0820 →