IP Library Granted Patent US 7,460,045
Granted Patent B1
US 7,460,045 · App. 11/839,097 · Granted Dec 2, 2008

Background calibration technique for pipelined A/D converters using simplified histogram-based testing

View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 7,460,045
App. No.
11/839,097
Granted
Dec 2, 2008
Kind
B1
Abstract

A method and apparatus are provided for calibrating a multi-stage A/D converter, such as a pipelined A/D converter. The method and apparatus are based on estimating the bounds of histograms of codes from various stages in the A/D converter. Known approaches were effective in calibrating A/D converters but during bound estimation suffered from lock-up conditions from which it could not recover. Embodiments of the present invention describe two mechanisms for recovering from lock-up conditions and a mechanism for fast locking. If neither a gross lock-up condition nor a fine lock-up condition is detected, the estimated bound is modified based on a comparison of a current digital residue with a fast lock value and a bound window. A discontinuity in the transfer characteristic of the A/D converter can then be removed based on the estimated bound.

Claims (45)

1. A calibration method for a multi-stage analog to digital (A/D) converter, each stage having an analog input, a digital output, an analog residue and a digital residue, a histogram of digital residue codes being used to correct a transfer characteristic of the stage for a given digital output, the method comprising:

estimating a bound for a current histogram associated with a current digital output code, the estimated bound being used to estimate a discontinuity in the transfer characteristic;

in response to a determination that a current digital residue occurs in the current histogram:

comparing the estimated bound with a gross lock-up detection value and a fine lock-up detection characteristics;

detecting whether a gross lock-up condition exists based on the comparison of the estimated bound with the gross lock-up detection value;

restarting calibration in response to detection of the gross lock-up condition;

in response to detection that there is no gross lock-up condition, detecting whether a fine lock-up condition exists by determining whether the current digital residue satisfies fine lock-up detection characteristics;

in response to detection that there is no fine lock-up condition, modifying the estimated bound based on a comparison of the current digital residue with a fast lock value and a bound window; and

removing the discontinuity in the transfer characteristic of the A/D converter based on the estimated bound.

2. The method of claim 1 wherein modifying the estimated bound comprises setting the estimated bound to equal the current digital residue in response to detection that the current digital residue exceeds the fast lock value.

3. The method of claim 1 wherein modifying the estimated bound comprises setting the estimated bound to equal a previous digital residue in response to detection that the current digital residue has exceeded the fast lock value for a fast lock detection period.

4. The method of claim 1 wherein detecting whether the fine lock-up condition exists by determining whether the current digital residue satisfies fine lock-up detection characteristics comprises:

computing a count of a number of times that the current or previous digital residues for the current digital output code are detected in the current histogram and in a second histogram of the stage for a second digital output adjacent to the current digital output;

determining whether the current or previous digital residues for the current digital output code are in the bound window; and

detecting the fine lock-up condition when the computed count exceeds a fine lock-up detection threshold and there is no current or previous digital residue for the current digital output code in the bound window.

5. The method of claim 1 wherein comparing the estimated bound with the gross lock-up detection value and the fine lock-up detection characteristics comprises comparing the gross lock-up detection value and the fine lock-up detection characteristics with a difference between the estimated bound and an opposing estimated bound.

6. The method of claim 1 wherein the estimated bound comprises a difference between an upper histogram bound estimate and a lower histogram bound estimate.

7. The method of claim 1 wherein the gross lock-up detection value is calculated based on expected gain error.

8. The method of claim 1 wherein the gross lock-up detection value is calculated based on maximum expected mismatch in analog components in the analog to digital converter.

9. The method of claim 1 wherein the analog to digital converter comprises a pipelined analog to digital converter.

10. The method of claim 1 wherein the steps are repeated for each of a plurality of digital output values.

11. The method of claim 1 wherein the steps are repeated for each stage requiring calibration.

12. A computer-readable medium storing statements and instructions which, when executed, cause a processor to perform a calibration method for a multi-stage analog to digital (A/D) converter, each stage having an analog input, a digital output, an analog residue and a digital residue, a histogram of digital residue codes being used to correct a transfer characteristic of the stage for a given digital output, the method comprising:

estimating a bound for a current histogram associated with a current digital output code, the estimated bound being used to estimate a discontinuity in the transfer characteristic;

in response to a determination that a current digital residue occurs in the current histogram:

comparing the estimated bound with a gross lock-up detection value and a fine lock-up detection characteristics;

detecting whether a gross lock-up condition exists based on the comparison of the estimated bound with the gross lock-up detection value;

restarting calibration in response to detection of the gross lock-up condition;

in response to detection that there is no gross lock-up condition, detecting whether a fine lock-up condition exists by determining whether the current digital residue satisfies fine lock-up detection characteristics;

in response to detection of that there is no fine lock-up condition, modifying the estimated bound based on a comparison of the current digital residue with a fast lock value and a bound window; and

removing the discontinuity in the transfer characteristic of the A/D converter based on the estimated bound.

13. The computer readable medium of claim 12 wherein, in the method, modifying the estimated bound comprises setting the estimated bound to equal the current digital residue in response to detection that the current digital residue exceeds the fast lock value.

14. The computer readable medium of claim 12 wherein, in the method, modifying the estimated bound comprises setting the estimated bound to equal a previous digital residue in response to detection that the current digital residue has exceeded the fast lock value for a fast lock detection period.

15. The computer readable medium of claim 12 wherein, in the method, detecting whether the fine lock-up condition exists by determining whether the current digital residue satisfies fine lock-up detection characteristics comprises:

computing a count of a number of times that the current or previous digital residues for the current digital output code are detected in the current histogram and in a second histogram of the stage for a second digital output adjacent to the current digital output;

determining whether the current or previous digital residues for the current digital output code are in the bound window;

detecting the fine lock-up condition when the computed count exceeds a fine lock-up detection threshold and there is no current or previous digital residue for the current digital output code in the bound window.

16. The computer readable medium of claim 12 wherein, in the method, comparing the estimated bound with the gross lock-up detection value and the fine lock-up detection characteristics comprises comparing the gross lock-up detection value and the fine lock-up detection characteristics with a difference between the estimated bound and an opposing estimated bound.

17. The computer readable medium of claim 12 wherein, in the method, the estimated bound comprises a difference between an upper histogram bound estimate and a lower histogram bound estimate.

18. The computer readable medium of claim 12 wherein, in the method, the gross lock-up detection value is calculated based on expected gain error.

19. The computer readable medium of claim 12 wherein, in the method, wherein the gross lock-up detection value is calculated based on maximum expected mismatch in analog components in the analog to digital converter.

20. The computer readable medium of claim 12 wherein, in the method, the analog to digital converter comprises a pipelined analog to digital converter.

21. The computer readable medium of claim 12 wherein, in the method, the current bound estimate is incremented or decremented by a bound update step size.

22. The computer readable medium of claim 12 wherein the method steps are repeated for each of a plurality of digital output values.

23. The computer readable medium of claim 12 wherein the method steps are repeated for each stage requiring calibration.

Assignments (18)
RELEASE OF SECURITY INTEREST Recorded Mar 14, 2022
From: WELLS FARGO BANK, NATIONAL ASSOCIATION, AS NOTES COLLATERAL AGENT
To: MICROCHIP TECHNOLOGY INCORPORATED; SILICON STORAGE TECHNOLOGY, INC.; ATMEL CORPORATION; MICROSEMI CORPORATION; MICROSEMI STORAGE SOLUTIONS, INC.
Reel/Frame 060894/0437 →
RELEASE OF SECURITY INTEREST Recorded Mar 11, 2022
From: WELLS FARGO BANK, NATIONAL ASSOCIATION, AS NOTES COLLATERAL AGENT
To: MICROCHIP TECHNOLOGY INCORPORATED; SILICON STORAGE TECHNOLOGY, INC.; ATMEL CORPORATION; MICROSEMI CORPORATION; MICROSEMI STORAGE SOLUTIONS, INC.
Reel/Frame 059363/0001 →
RELEASE OF SECURITY INTEREST Recorded Mar 10, 2022
From: WELLS FARGO BANK, NATIONAL ASSOCIATION, AS NOTES COLLATERAL AGENT
To: MICROCHIP TECHNOLOGY INCORPORATED; SILICON STORAGE TECHNOLOGY, INC.; ATMEL CORPORATION; MICROSEMI CORPORATION; MICROSEMI STORAGE SOLUTIONS, INC.
Reel/Frame 059863/0400 →
RELEASE OF SECURITY INTEREST Recorded Mar 9, 2022
From: WELLS FARGO BANK, NATIONAL ASSOCIATION, AS NOTES COLLATERAL AGENT
To: MICROCHIP TECHNOLOGY INCORPORATED; SILICON STORAGE TECHNOLOGY, INC.; ATMEL CORPORATION; MICROSEMI CORPORATION; MICROSEMI STORAGE SOLUTIONS, INC.
Reel/Frame 059358/0001 →
RELEASE OF SECURITY INTEREST Recorded Feb 25, 2022
From: JPMORGAN CHASE BANK, N.A., AS ADMINISTRATIVE AGENT
To: MICROCHIP TECHNOLOGY INCORPORATED; SILICON STORAGE TECHNOLOGY, INC.; ATMEL CORPORATION; MICROSEMI CORPORATION; MICROSEMI STORAGE SOLUTIONS, INC.
Reel/Frame 059333/0222 →
SECURITY INTEREST Recorded Jun 4, 2021
From: MICROCHIP TECHNOLOGY INCORPORATED; SILICON STORAGE TECHNOLOGY, INC.; ATMEL CORPORATION; MICROSEMI CORPORATION; MICROSEMI STORAGE SOLUTIONS, INC.
To: WELLS FARGO BANK, NATIONAL ASSOCIATION, AS NOTES COLLATERAL AGENT
Reel/Frame 057935/0474 →
SECURITY INTEREST Recorded Dec 24, 2020
From: MICROCHIP TECHNOLOGY INCORPORATED; SILICON STORAGE TECHNOLOGY, INC.; ATMEL CORPORATION; MICROSEMI CORPORATION; MICROSEMI STORAGE SOLUTIONS, INC.
To: WELLS FARGO BANK, NATIONAL ASSOCIATION, AS COLLATERAL AGENT
Reel/Frame 055671/0612 →
SECURITY INTEREST Recorded Jun 5, 2020
From: MICROCHIP TECHNOLOGY INC.; SILICON STORAGE TECHNOLOGY, INC.; ATMEL CORPORATION; MICROSEMI CORPORATION; MICROSEMI STORAGE SOLUTIONS, INC.
To: WELLS FARGO BANK, NATIONAL ASSOCIATION
Reel/Frame 053468/0705 →
RELEASE OF SECURITY INTEREST Recorded May 30, 2020
From: JPMORGAN CHASE BANK, N.A, AS ADMINISTRATIVE AGENT
To: MICROCHIP TECHNOLOGY INC.; SILICON STORAGE TECHNOLOGY, INC.; ATMEL CORPORATION; MICROSEMI CORPORATION; MICROSEMI STORAGE SOLUTIONS, INC.
Reel/Frame 053466/0011 →
SECURITY INTEREST Recorded Apr 24, 2020
From: MICROCHIP TECHNOLOGY INC.; SILICON STORAGE TECHNOLOGY, INC.; ATMEL CORPORATION; MICROSEMI CORPORATION; MICROSEMI STORAGE SOLUTIONS, INC.
To: JPMORGAN CHASE BANK, N.A., AS ADMINISTRATIVE AGENT
Reel/Frame 053311/0305 →
SECURITY INTEREST Recorded Sep 18, 2018
From: MICROCHIP TECHNOLOGY INCORPORATED; SILICON STORAGE TECHNOLOGY, INC.; ATMEL CORPORATION; MICROSEMI CORPORATION; MICROSEMI STORAGE SOLUTIONS, INC.
To: WELLS FARGO BANK, NATIONAL ASSOCIATION, AS NOTES COLLATERAL AGENT
Reel/Frame 047103/0206 →
SECURITY INTEREST Recorded Jun 25, 2018
From: MICROCHIP TECHNOLOGY INCORPORATED; SILICON STORAGE TECHNOLOGY, INC.; ATMEL CORPORATION; MICROSEMI CORPORATION; MICROSEMI STORAGE SOLUTIONS, INC.
To: JPMORGAN CHASE BANK, N.A., AS ADMINISTRATIVE AGENT
Reel/Frame 046426/0001 →
RELEASE OF SECURITY INTEREST Recorded May 29, 2018
From: MORGAN STANLEY SENIOR FUNDING, INC.
To: MICROSEMI STORAGE SOLUTIONS, INC.; MICROSEMI STORAGE SOLUTIONS (U.S.), INC.
Reel/Frame 046251/0271 →
CHANGE OF NAME Recorded Mar 22, 2016
From: PMC-SIERRA, INC.
To: MICROSEMI STORAGE SOLUTIONS, INC.
Reel/Frame 038067/0428 →
PATENT SECURITY AGREEMENT Recorded Feb 3, 2016
From: MICROSEMI STORAGE SOLUTIONS, INC. (F/K/A PMC-SIERRA, INC.); MICROSEMI STORAGE SOLUTIONS (U.S.), INC. (F/K/A PMC-SIERRA US, INC.)
To: MORGAN STANLEY SENIOR FUNDING, INC.
Reel/Frame 037689/0719 →
RELEASE OF SECURITY INTEREST Recorded Feb 1, 2016
From: BANK OF AMERICA, N.A.
To: PMC-SIERRA, INC.; PMC-SIERRA US, INC.; WINTEGRA, INC.
Reel/Frame 037675/0129 →
SECURITY INTEREST IN PATENTS Recorded Aug 6, 2013
From: PMC-SIERRA, INC.; PMC-SIERRA US, INC.; WINTEGRA, INC.
To: BANK OF AMERICA, N.A.
Reel/Frame 030947/0710 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Aug 15, 2007
From: CARTINA, DRAGOS
To: PMC-SIERRA, INC.
Reel/Frame 019697/0821 →