Granted Patent B2

US 7,816,723 · App. 11/950,331 · Granted Oct 19, 2010

Abstract

Claims (24)

1. An electrically programmable and erasable memory device comprising:

a substrate of semiconductor material of a first conductivity type;

first and second spaced-apart regions in the substrate of a second conductivity type, with a channel region therebetween;

an electrically conductive floating gate having a first portion disposed over and insulated from the channel region, and a second portion disposed over and insulated from the first region and including a sharpened edge;

an electrically conductive P/E gate having a first portion disposed over and insulated from the first region, and a second portion extending up and over the floating gate second portion and insulated therefrom by a first layer of insulation material;

an electrically conductive select gate disposed laterally adjacent to and insulated from the floating gate and disposed over and insulated from the channel region; and

control circuitry configured to:

place a positive voltage on the P/E gate sufficient to induce electrons to tunnel from the floating gate, through the first insulation material layer, to the P/E gate via Fowler-Nordheim tunneling, and

place positive voltages on the first and second regions, the P/E gate and the select gate sufficient to induce electrons to move from the second region, along the channel region, and onto the floating gate via hot electron injection.

2. The device of claim 1 , further comprising:

a second layer of insulation material disposed between the select gate and the channel region having a thickness that differs from a thickness of the first layer of insulation material.

3. An array of electrically programmable and erasable memory devices comprising:

a substrate of semiconductor material of a first conductivity type;

spaced apart isolation regions formed on the substrate which are substantially parallel to one another and extend in a first direction, with an active region between each pair of adjacent isolation regions;

each of the active regions including pairs of memory cells, each of the memory cell pairs including:

a first region and a pair of second regions spaced apart in the substrate having a second conductivity type, with channel regions formed in the substrate between the first region and the second regions,

a pair of electrically conductive floating gates each having a first portion disposed over and insulated from one of the channel regions, and a second portion disposed over and insulated from the first region and including a sharpened edge,

an electrically conductive P/E gate having a first portion disposed over and insulated from the first region, and a pair of second portions each extending up and over one of the floating gate second portions and insulated therefrom by a first layer of insulation material, and

a pair of electrically conductive select gates each disposed laterally adjacent to and insulated from one of the floating gates and disposed over and insulated from the channel region; and

control circuitry configured to:

selectively place a positive voltage on the P/E gates sufficient to induce electrons to tunnel from the floating gates, through the first insulation material layers, to the P/E gates via Fowler-Nordheim tunneling, and

selectively place positive voltages on the first and second regions, the P/E gates and the select gates sufficient to induce electrons to move from the second regions, along the channel regions, and onto the floating gates via hot electron injection.

4. The array of claim 3 , further comprising:

a second layer of insulation material disposed between each of the select gates and one of the channel regions having a thickness that differs from a thickness of the first layers of insulation material.

Assignments (14)