IP Library Granted Patent US 8,617,924
Granted Patent B2
US 8,617,924 · App. 12/612,603 · Granted Dec 31, 2013

Stacked integrated circuit package-in-package system and method of manufacture thereof

View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 8,617,924
App. No.
12/612,603
Granted
Dec 31, 2013
Kind
B2
Abstract

A method of manufacture of a stacked integrated circuit package-in-package system includes forming a substrate with a top contact, mounting a first device having a first terminal over the substrate, stacking a second device having a second terminal over the first device in an offset configuration, connecting the first terminal to the top contact below the first terminal, and connecting the second terminal to the top contact below the second terminal.

Claims (45)

1. A method of manufacturing a stacked integrated circuit package-in-package comprising:

forming a substrate with a first top contact and a second contact top;

mounting a first device having a first terminal over the substrate, wherein the first terminal is directly above the first top contact;

stacking a second device having a second terminal over the first device in an offset configuration, wherein the second terminal is directly above the second top contact;

connecting a first internal interconnect between the first terminal and the first top contact directly below the first terminal; and

connecting a second internal interconnect between the second terminal and the second top contact directly below the second terminal.

2. The method as claimed in claim 1 further comprising forming the first device including forming a device encapsulation with a non-planar side.

3. The method as claimed in claim 1 further comprising forming the first device having a stiffener in a device encapsulation.

4. The method as claimed in claim 1 further comprising:

forming the first device with a first device encapsulation having a first non-planar side; and

forming the second device with a second device encapsulation having a second non-planar side complementary to the first non-planar side.

5. The method as claimed in claim 1 further comprising encapsulating the first device and the second device.

6. A method of manufacturing a stacked integrated circuit package-in-package comprising:

forming a laminate substrate with a first top contact and a second top contact;

mounting a first device having a first terminal and a first device encapsulation over the substrate, wherein the first terminal is directly above the first top contact;

stacking a second device having a second terminal and a second device encapsulation over the first device in an offset configuration, wherein the second terminal is directly above the second top contact;

connecting a first internal interconnect between the first terminal and the first top contact directly below the first terminal; and

connecting a second internal interconnect including a solder ball between the second terminal and the second top contact directly below the second terminal.

7. The method as claimed in claim 6 further comprising:

forming the first device encapsulation with a first terminal level and a first recess level;

forming the second device encapsulation with a second terminal level and a second recess level; and

attaching the first recess level and the second recess level.

8. The method as claimed in claim 6 further comprising:

forming the first device having a stiffener; and

connecting the stiffener to a ground connection for providing an electromagnetic shield.

9. A stacked integrated circuit package-in-package comprising:

a substrate with a first top contact and a second top contact;

a first device having a first terminal over the substrate, wherein the first terminal is directly above the first top contact;

a second device having a second terminal over the first device in an offset configuration, wherein the second terminal is directly above the second top contact;

a first internal interconnect between the first terminal and the first top contact directly below the first terminal; and

a second internal interconnect including a solder ball between the second terminal and the second top contact directly below the second terminal.

10. The package as claimed in claim 9 wherein the first device has a device encapsulation with a non-planar side.

11. The package as claimed in claim 9 wherein the first device has a stiffener in a device encapsulation.

12. The package as claimed in claim 9 wherein:

the first device has a first device encapsulation with a first non-planar side; and

the second device has a second device encapsulation with a second non-planar side complementary to the first non-planar side.

13. The package as claimed in claim 9 further comprising a package encapsulation to cover the first device and the second device.

14. The package as claimed in claim 9 wherein:

the substrate is a laminate substrate; and

the first internal interconnect is a solder paste.

15. The package as claimed in claim 9 further comprising:

a first device encapsulation covering the first device and partially exposing the first device terminal, the first device encapsulation having a first terminal level and a first recess level; and

a second device encapsulation covering the second device and partially exposing the second device terminal, the second device encapsulation having a second terminal level and a second recess level.

16. The package as claimed in claim 11 wherein:

the stiffener is connected to a ground connection for providing an electromagnetic shield.

Assignments (5)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Sep 3, 2025
From: STATS CHIPPAC PTE. LTD.
To: STATS CHIPPAC MANAGEMENT PTE. LTD.
Reel/Frame 072788/0917 →
CORRECTIVE ASSIGNMENT TO CORRECT THE CORRECT THE SPELLING OF ASSIGNEE'S NAME FROM "STATS CHIPPAC PTE. LTE>" TO "STATS CHIPPAC PTE. LTD" PREVIOUSLY RECORDED AT REEL: 038378 FRAME: 0219. ASSIGNOR(S) HEREBY CONFIRMS THE ASSIGNMENT. Recorded Sep 1, 2023
From: STATS CHIPPAC LTD.
To: STATS CHIPPAC PTE. LTD.
Reel/Frame 064803/0300 →
RELEASE OF SECURITY INTEREST Recorded Jun 5, 2020
From: CITICORP INTERNATIONAL LIMITED, AS COMMON SECURITY AGENT
To: STATS CHIPPAC, INC.; STATS CHIPPAC PTE. LTD. FORMERLY KNOWN AS STATS CHIPPAC LTD.
Reel/Frame 052850/0237 →
CHANGE OF NAME Recorded Apr 7, 2016
From: STATS CHIPPAC LTD.
To: STATS CHIPPAC PTE. LTE.
Reel/Frame 038378/0219 →
SECURITY INTEREST Recorded Aug 6, 2015
From: STATS CHIPPAC, INC.; STATS CHIPPAC LTD.
To: CITICORP INTERNATIONAL LIMITED, AS COMMON SECURITY AGENT
Reel/Frame 036288/0748 →