IP Library Granted Patent US 8,467,436
Granted Patent B1
US 8,467,436 · App. 12/627,667 · Granted Jun 18, 2013

DSP-based diagnostics for monitoring a SerDes link

View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 8,467,436
App. No.
12/627,667
Granted
Jun 18, 2013
Kind
B1
Abstract

A method to look at the incoming received data on a SerDes link while running in normal operation without requiring a second receive path or any defined or repeated data patterns to be able to generate statistical eye plots both before and after any internal equalization; generate trajectory eye plots both before and after any internal equalization; estimate TED characteristics (hence also estimate SJ jitter tolerance of the link); estimate complete Channel Impulse Response (hence also estimate the S-parameters of the complete channel); and estimate the decomposed jitter of the complete channel.

Claims (31)

1. A method of determining performance of a Serializer/Deserializer (SerDes) link including a receive path, comprising:

capturing digitized samples spanning multiple baud periods of a received signal waveform during normal operation in the receive path of a SerDes receiver into a memory without affecting normal operation of the SerDes link in the receive path;

capturing the SerDes link timing into a memory without affecting normal operation of the SerDes link in the receive path, or calculating the SerDes link timing from the captured digitized samples of the received signal waveform;

capturing the SerDes link equalization states into a memory without affecting normal operation of the SerDes link in the receive path, or calculating the SerDes link equalization states from the captured digitized samples of the received signal waveform;

reconstructing the received signal waveform and an equalized signal waveform based on the captured digitized samples of the received signal waveform and either the captured or calculated timing and either the captured or calculated equalization states; and

determining performance of the SerDes link on the basis of the reconstructed received signal waveform and the reconstructed equalized signal waveform.

2. The method of claim 1 , wherein capturing digitized samples, capturing the SerDes link timing, or capturing the SerDes link equalization states comprises obtaining a block of digitized samples using block sub-sampling.

3. The method of claim 2 , wherein block sub-sampling comprises sampling the received signal waveform at or above a symbol rate while only examining small blocks of the received signal waveform at a time.

4. The method of claim 3 , wherein the small blocks of the received signal waveform comprise at least four unit intervals.

5. The method of claim 1 , wherein capturing digitized samples comprises Wig-capturing digitized samples using all incoming data associated with the received signal waveform.

6. The method of claim 1 , wherein the obtained digital samples are captured into an N-bit wide block memory.

7. The method of claim 1 , wherein determining performance of the SerDes link comprises monitoring margins of the SerDes link.

8. The method of claim 1 , wherein capturing digitized samples comprises capturing a block of digitized samples at an output of an oversampled analog-to-digital converter of the SerDes receiver during normal operation of the SerDes link.

9. The method of claim 1 , wherein reconstructing the received signal waveform and the equalized signal waveform comprises interpolating the stored block of input samples based on the captured or calculated timing information to reconstruct a digital representation of the received signal waveform at a finer time resolution than provided by the oversampled analog-to-digital converter.

10. The method of claim 9 , wherein determining the performance of the SerDes link is based on the interpolated digital representation of the received signal waveform and an equalized digital representation of the reconstructed signal waveform.

11. The method of claim 1 , wherein determining performance of the SerDes link comprises generating a statistical eye plot using the reconstructed received signal waveform and the equalized signal waveform.

12. The method of claim 1 , wherein determining performance of the SerDes link comprises generating bathtub plots using the reconstructed waveform and the equalized signal waveform.

13. The method of claim 1 , wherein determining performance of the SerDes link comprises generating trajectory eye plots using the reconstructed waveform and the equalized signal waveform.

14. The method of claim 1 , wherein determining performance of the SerDes link comprises generating an estimation of timing error detection (TED) characteristics using the reconstructed waveform and the equalized reconstructed waveform.

15. The method of claim 14 , wherein the TED characteristics are used to estimate sinusoidal jitter (SJ) tolerance of the link.

16. The method of claim 1 , wherein determining performance of the SerDes link comprises generating an estimation of complete channel impulse response using the reconstructed received signal waveform and the equalized signal waveform.

17. The method of claim 16 , further comprising running the complete Channel Impulse Response into a DFT (Discrete Fourier Transform) to estimate the S-parameters of the complete channel.

18. The method of claim 1 , wherein determining performance of the SerDes link comprises generating an estimation of decomposed jitter of the complete channel using the reconstructed received signal waveform and the equalized signal waveform.

19. A computer readable memory storing statements and instructions for execution by a processor to perform a method of determining performance of a Serializer/Deserializer (SerDes) link including a receive path, the method including:

capturing digitized samples spanning multiple baud periods of a received signal waveform during normal operation in the receive path of a SerDes receiver into a memory without affecting normal operation of the SerDes link in the receive path;

capturing the SerDes link timing into a memory without affecting normal operation of the SerDes link in the receive path or calculating the SerDes link timing from the captured digitized samples of the received signal waveform;

capturing the SerDes link equalization states into a memory without affecting normal operation of the SerDes link in the receive path or calculating the SerDes link equalization states from the captured digitized samples of the received signal waveform;

reconstructing the received signal waveform and an equalized signal waveform based on the captured digitized samples of the received signal waveform and either the capture or calculated timing and either the captured or calculated equalization states; and

determining performance of the SerDes link on the basis of the reconstructed received signal waveform and the reconstructed equalized signal waveform.

20. The computer readable memory of claim 19 , wherein reconstructing the received signal waveform and the equalized signal waveform comprises interpolating the stored block of input samples based on the captured or calculated timing information to reconstruct a digital representation of the received signal waveform at a finer time resolution than provided by the analog-to-digital converter.

21. The computer readable memory of claim 20 , wherein determining the performance of the SerDes link is based on the interpolated digital representation of the received signal waveform and an equalized digital representation of the reconstructed signal waveform.

Assignments (19)
RELEASE OF SECURITY INTEREST Recorded Mar 14, 2022
From: WELLS FARGO BANK, NATIONAL ASSOCIATION, AS NOTES COLLATERAL AGENT
To: MICROCHIP TECHNOLOGY INCORPORATED; SILICON STORAGE TECHNOLOGY, INC.; ATMEL CORPORATION; MICROSEMI CORPORATION; MICROSEMI STORAGE SOLUTIONS, INC.
Reel/Frame 060894/0437 →
RELEASE OF SECURITY INTEREST Recorded Mar 11, 2022
From: WELLS FARGO BANK, NATIONAL ASSOCIATION, AS NOTES COLLATERAL AGENT
To: MICROCHIP TECHNOLOGY INCORPORATED; SILICON STORAGE TECHNOLOGY, INC.; ATMEL CORPORATION; MICROSEMI CORPORATION; MICROSEMI STORAGE SOLUTIONS, INC.
Reel/Frame 059363/0001 →
RELEASE OF SECURITY INTEREST Recorded Mar 10, 2022
From: WELLS FARGO BANK, NATIONAL ASSOCIATION, AS NOTES COLLATERAL AGENT
To: MICROCHIP TECHNOLOGY INCORPORATED; SILICON STORAGE TECHNOLOGY, INC.; ATMEL CORPORATION; MICROSEMI CORPORATION; MICROSEMI STORAGE SOLUTIONS, INC.
Reel/Frame 059863/0400 →
RELEASE OF SECURITY INTEREST Recorded Mar 9, 2022
From: WELLS FARGO BANK, NATIONAL ASSOCIATION, AS NOTES COLLATERAL AGENT
To: MICROCHIP TECHNOLOGY INCORPORATED; SILICON STORAGE TECHNOLOGY, INC.; ATMEL CORPORATION; MICROSEMI CORPORATION; MICROSEMI STORAGE SOLUTIONS, INC.
Reel/Frame 059358/0001 →
RELEASE OF SECURITY INTEREST Recorded Feb 25, 2022
From: JPMORGAN CHASE BANK, N.A., AS ADMINISTRATIVE AGENT
To: MICROCHIP TECHNOLOGY INCORPORATED; SILICON STORAGE TECHNOLOGY, INC.; ATMEL CORPORATION; MICROSEMI CORPORATION; MICROSEMI STORAGE SOLUTIONS, INC.
Reel/Frame 059333/0222 →
SECURITY INTEREST Recorded Jun 4, 2021
From: MICROCHIP TECHNOLOGY INCORPORATED; SILICON STORAGE TECHNOLOGY, INC.; ATMEL CORPORATION; MICROSEMI CORPORATION; MICROSEMI STORAGE SOLUTIONS, INC.
To: WELLS FARGO BANK, NATIONAL ASSOCIATION, AS NOTES COLLATERAL AGENT
Reel/Frame 057935/0474 →
SECURITY INTEREST Recorded Dec 24, 2020
From: MICROCHIP TECHNOLOGY INCORPORATED; SILICON STORAGE TECHNOLOGY, INC.; ATMEL CORPORATION; MICROSEMI CORPORATION; MICROSEMI STORAGE SOLUTIONS, INC.
To: WELLS FARGO BANK, NATIONAL ASSOCIATION, AS COLLATERAL AGENT
Reel/Frame 055671/0612 →
SECURITY INTEREST Recorded Jun 5, 2020
From: MICROCHIP TECHNOLOGY INC.; SILICON STORAGE TECHNOLOGY, INC.; ATMEL CORPORATION; MICROSEMI CORPORATION; MICROSEMI STORAGE SOLUTIONS, INC.
To: WELLS FARGO BANK, NATIONAL ASSOCIATION
Reel/Frame 053468/0705 →
RELEASE OF SECURITY INTEREST Recorded May 30, 2020
From: JPMORGAN CHASE BANK, N.A, AS ADMINISTRATIVE AGENT
To: MICROCHIP TECHNOLOGY INC.; SILICON STORAGE TECHNOLOGY, INC.; ATMEL CORPORATION; MICROSEMI CORPORATION; MICROSEMI STORAGE SOLUTIONS, INC.
Reel/Frame 053466/0011 →
SECURITY INTEREST Recorded Apr 24, 2020
From: MICROCHIP TECHNOLOGY INC.; SILICON STORAGE TECHNOLOGY, INC.; ATMEL CORPORATION; MICROSEMI CORPORATION; MICROSEMI STORAGE SOLUTIONS, INC.
To: JPMORGAN CHASE BANK, N.A., AS ADMINISTRATIVE AGENT
Reel/Frame 053311/0305 →
SECURITY INTEREST Recorded Sep 18, 2018
From: MICROCHIP TECHNOLOGY INCORPORATED; SILICON STORAGE TECHNOLOGY, INC.; ATMEL CORPORATION; MICROSEMI CORPORATION; MICROSEMI STORAGE SOLUTIONS, INC.
To: WELLS FARGO BANK, NATIONAL ASSOCIATION, AS NOTES COLLATERAL AGENT
Reel/Frame 047103/0206 →
SECURITY INTEREST Recorded Jun 25, 2018
From: MICROCHIP TECHNOLOGY INCORPORATED; SILICON STORAGE TECHNOLOGY, INC.; ATMEL CORPORATION; MICROSEMI CORPORATION; MICROSEMI STORAGE SOLUTIONS, INC.
To: JPMORGAN CHASE BANK, N.A., AS ADMINISTRATIVE AGENT
Reel/Frame 046426/0001 →
RELEASE OF SECURITY INTEREST Recorded May 29, 2018
From: MORGAN STANLEY SENIOR FUNDING, INC.
To: MICROSEMI STORAGE SOLUTIONS, INC.; MICROSEMI STORAGE SOLUTIONS (U.S.), INC.
Reel/Frame 046251/0271 →
CHANGE OF NAME Recorded Mar 22, 2016
From: PMC-SIERRA, INC.
To: MICROSEMI STORAGE SOLUTIONS, INC.
Reel/Frame 038067/0428 →
PATENT SECURITY AGREEMENT Recorded Feb 3, 2016
From: MICROSEMI STORAGE SOLUTIONS, INC. (F/K/A PMC-SIERRA, INC.); MICROSEMI STORAGE SOLUTIONS (U.S.), INC. (F/K/A PMC-SIERRA US, INC.)
To: MORGAN STANLEY SENIOR FUNDING, INC.
Reel/Frame 037689/0719 →
RELEASE OF SECURITY INTEREST Recorded Feb 1, 2016
From: BANK OF AMERICA, N.A.
To: PMC-SIERRA, INC.; PMC-SIERRA US, INC.; WINTEGRA, INC.
Reel/Frame 037675/0129 →
SECURITY INTEREST IN PATENTS Recorded Aug 6, 2013
From: PMC-SIERRA, INC.; PMC-SIERRA US, INC.; WINTEGRA, INC.
To: BANK OF AMERICA, N.A.
Reel/Frame 030947/0710 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded May 8, 2013
From: PMC-SIERRA, INC.
To: PMC-SIERRA US, INC.
Reel/Frame 030371/0719 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Dec 7, 2009
From: WARNER, WILLIAM DEAN, MR.; BOYD, GRAEME B., MR.; LYE, WILLIAM MICHAEL, MR.
To: PMC-SIERRA, INC.
Reel/Frame 023612/0797 →