IP Library Granted Patent US 8,193,037
Granted Patent B1
US 8,193,037 · App. 12/961,490 · Granted Jun 5, 2012

Integrated circuit packaging system with pad connection and method of manufacture thereof

View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 8,193,037
App. No.
12/961,490
Granted
Jun 5, 2012
Kind
B1
Abstract

A method of manufacture of an integrated circuit packaging system includes: forming a lead having a horizontal ridge at a lead top side; forming a connection layer having an inner pad and an outer pad directly on the lead top side, the inner pad having an inner pad bottom surface; mounting an integrated circuit over the inner pad; applying a molding compound, having a molding bottom surface, over the integrated circuit, the inner pad, and the outer pad; and applying a dielectric directly on the molding bottom surface and the inner pad bottom surface.

Claims (35)

1. A method of manufacture of an integrated circuit packaging system comprising:

forming a lead having a horizontal ridge at a lead top side;

forming a conductive layer directly on a lead bottom side of the lead;

forming a connection layer having a conductive trace, an inner pad, and an outer pad directly on the lead top side, the inner pad having an inner pad bottom surface, the conductive trace attached to and integral with the inner pad and the outer pad;

mounting an integrated circuit over the inner pad; then

applying a molding compound, having a molding bottom surface, over the integrated circuit, the inner pad, and the outer pad; and then

applying a dielectric directly on the molding bottom surface and the inner pad bottom surface, the dielectric having a dielectric bottom side above the conductive layer.

2. The method as claimed in claim 1 wherein forming the connection layer includes forming the connection layer having a conductive trace directly on the horizontal ridge.

3. The method as claimed in claim 1 further comprising mounting a stack integrated circuit over the integrated circuit.

4. A method of manufacture of an integrated circuit packaging system comprising:

forming a lead having a horizontal ridge at a lead top side;

forming a conductive layer directly on a lead bottom side of the lead;

forming a connection layer having a conductive trace, an inner pad, and an outer pad directly on the lead top side, the inner pad having an inner pad bottom surface, the conductive trace attached to and integral with the inner pad and the outer pad;

mounting an integrated circuit over the inner pad; then

attaching an internal connector to the integrated circuit and the inner pad; then

applying a molding compound, having a molding bottom surface, over the integrated circuit, the inner pad, and the outer pad; and then

applying a dielectric directly on the molding bottom surface and the inner pad bottom surface, the dielectric having a dielectric bottom side above the conductive layer.

5. The method as claimed in claim 4 wherein forming the connection layer includes forming the connection layer having a conductive trace directly on the horizontal ridge and the dielectric.

6. The method as claimed in claim 4 further comprising:

mounting a stack integrated circuit over the integrated circuit; and

attaching a stack internal connector to the stack integrated circuit and the outer pad.

7. An integrated circuit packaging system comprising:

a lead having a horizontal ridge at a lead top side;

a conductive layer directly on a lead bottom side of the lead;

a connection layer having a conductive trace, an inner pad, and an outer pad directly on the lead top side, the inner pad having an inner pad bottom surface, the conductive trace attached to and integral with the inner pad and the outer pad;

an integrated circuit over the inner pad;

an internal connector attached to the integrated circuit and the inner pad;

a molding compound, having a molding bottom surface, over the integrated circuit, the inner pad, and the outer pad; and

a dielectric directly on the molding bottom surface and the inner pad bottom surface, the dielectric having a dielectric bottom side above the conductive layer.

8. The system as claimed in claim 7 wherein the connection layer includes a conductive trace directly on the horizontal ridge.

9. The system as claimed in claim 7 further comprising a stack integrated circuit over the integrated circuit.

10. The system as claimed in claim 7 wherein the connection layer includes a conductive trace directly on the horizontal ridge and the dielectric.

11. The system as claimed in claim 7 further comprising:

a stack integrated circuit over the integrated circuit; and

a stack internal connector attached to the stack integrated circuit and the outer pad.

Assignments (7)
CORRECTIVE ASSIGNMENT TO CORRECT A TYPOGRAPHICAL ERROR ON THE COVER SHEET PREVIOUSLY RECORDED AT REEL: 038388 FRAME: 0036. ASSIGNOR(S) HEREBY CONFIRMS THE CHANGE OF NAME. Recorded Sep 7, 2023
From: STATS CHIPPAC LTD.
To: STATS CHIPPAC PTE. LTD.
Reel/Frame 064834/0911 →
CORRECTIVE ASSIGNMENT TO CORRECT A TYPOGRAPHICAL ERROR ON THE COVER SHEET PREVIOUSLY RECORDED AT REEL: 064789 FRAME: 0885. ASSIGNOR(S) HEREBY CONFIRMS THE CORRECTIVE ASSIGNMENT. Recorded Sep 7, 2023
From: STATS CHIPPAC LTD.
To: STATS CHIPPAC PTE. LTD.
Reel/Frame 064836/0363 →
CORRECT ERROR IN ASSIGNMENT NAME FROM STATS CHIPPAC PTE. LTE. TO STATS CHIPPAC PTE. LTD. (REEL: 38388 FRAME: 0036 Recorded Aug 31, 2023
From: STATS CHIPPAC LTD.
To: STATS CHIPPAC PTE. LTE.
Reel/Frame 064789/0885 →
RELEASE OF SECURITY INTEREST Recorded Jun 8, 2020
From: CITICORP INTERNATIONAL LIMITED, AS COMMON SECURITY AGENT
To: STATS CHIPPAC, INC.; STATS CHIPPAC PTE. LTD. FORMERLY KNOWN AS STATS CHIPPAC LTD.
Reel/Frame 052864/0057 →
CHANGE OF NAME Recorded Apr 8, 2016
From: STATS CHIPPAC LTD.
To: STATS CHIPPAC PTE. LTE.
Reel/Frame 038388/0036 →
SECURITY INTEREST Recorded Aug 6, 2015
From: STATS CHIPPAC, INC.; STATS CHIPPAC LTD.
To: CITICORP INTERNATIONAL LIMITED, AS COMMON SECURITY AGENT
Reel/Frame 036288/0748 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Dec 9, 2010
From: BATHAN, HENRY DESCALZO; CAMACHO, ZIGMUND RAMIREZ; MERILO, DIOSCORO A.; ESPIRITU, EMMANUEL
To: STATS CHIPPAC LTD.
Reel/Frame 025483/0932 →