IP Library Granted Patent US 9,530,738
Granted Patent B2
US 9,530,738 · App. 14/462,347 · Granted Dec 27, 2016

Semiconductor device and method of forming interconnect structure and mounting semiconductor die in recessed encapsulant

View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 9,530,738
App. No.
14/462,347
Granted
Dec 27, 2016
Kind
B2
Abstract

A semiconductor device has conductive pillars formed over a carrier. A first semiconductor die is mounted over the carrier between the conductive pillars. An encapsulant is deposited over the first semiconductor die and carrier and around the conductive pillars. A recess is formed in a first surface of the encapsulant over the first semiconductor die. The recess has sloped or stepped sides. A first interconnect structure is formed over the first surface of the encapsulant. The first interconnect structure follows a contour of the recess in the encapsulant. The carrier is removed. A second interconnect structure is formed over a second surface of the encapsulant and first semiconductor die. The first and second interconnect structures are electrically connected to the conductive pillars. A second semiconductor die is mounted in the recess. A third semiconductor die is mounted over the recess and second semiconductor die.

Claims (45)

1. A method of making a semiconductor device, comprising:

providing a substrate;

disposing a first semiconductor die over the substrate;

disposing a first interconnect structure over the substrate adjacent to the first semiconductor die;

depositing an encapsulant over the substrate and around the first semiconductor die and first interconnect structure; and

forming a second interconnect structure to electrically couple the first interconnect structure and the first semiconductor die after depositing the encapsulant.

2. The method of claim 1 , further including depositing the encapsulant over the first semiconductor die with the first interconnect structure extending through the encapsulant.

3. The method of claim 1 , further including disposing a second semiconductor die over the first semiconductor die with the second semiconductor die electrically connected to the first interconnect structure.

4. The method of claim 1 , wherein providing the first semiconductor die includes providing an electrical component and a mechanical component.

5. The method of claim 1 , wherein providing the first interconnect structure includes providing a conductive pillar or conductive via.

6. The method of claim 1 , further including:

removing the substrate to expose a first surface of the first semiconductor die; and

forming the second interconnect structure over the first interconnect structure and first surface of the first semiconductor die.

7. A method of making a semiconductor device, comprising:

providing a first semiconductor die;

providing a first interconnect structure; and

depositing an encapsulant over the first semiconductor die and first interconnect structure with the first interconnect structure extending through the encapsulant and with the first interconnect structure electrically isolated from the first semiconductor die.

8. The method of claim 7 , further including forming a first conductive layer over the first interconnect structure.

9. The method of claim 8 , further including forming a second conductive layer electrically connected to the first conductive layer through the first interconnect structure.

10. The method of claim 7 , further including forming a second interconnect structure over the first semiconductor die, encapsulant, and first interconnect structure.

11. The method of claim 7 , further including disposing a second semiconductor die over the first semiconductor die and electrically connected to the first interconnect structure.

12. The method of claim 7 , wherein providing the first semiconductor die includes providing an electrical component and a mechanical component.

13. The method of claim 7 , wherein providing the first interconnect structure includes providing a conductive pillar or conductive via.

14. A method of making a semiconductor device, comprising:

providing a substrate;

disposing a first semiconductor die on the substrate;

disposing a first interconnect structure on the substrate;

depositing an encapsulant over the first semiconductor die and first interconnect structure;

removing the substrate to expose an active surface of the first semiconductor die after depositing the encapsulant; and

forming a build-up interconnect structure over the active surface of the first semiconductor die, the encapsulant, and the first interconnect structure after removing the substrate.

15. The method of claim 14 , further including depositing the encapsulant with the first interconnect structure extending through the encapsulant.

16. The method of claim 14 , further including disposing a second semiconductor die over the first semiconductor die with the second semiconductor die electrically connected to the build-up interconnect structure through the first interconnect structure.

17. The method of claim 14 , wherein providing the first semiconductor die includes providing an electrical component and a mechanical component.

18. The method of claim 14 , wherein providing the first interconnect structure includes providing a conductive pillar or conductive via.

19. The method of claim 14 , further including forming a conductive layer over the first interconnect structure opposite the build-up interconnect structure.

20. A method of making a semiconductor device, comprising:

providing a substrate;

disposing a first semiconductor die on the substrate;

disposing a first interconnect structure on the substrate; and

depositing an encapsulant over the first semiconductor die with the first interconnect structure extending from a top surface of the encapsulant to a bottom surface of the encapsulant.

21. The method of claim 20 , further including forming a first conductive layer over the first interconnect structure.

22. The method of claim 21 , further including forming a second conductive layer electrically connected to the first conductive layer through the first interconnect structure.

23. The method of claim 20 , further including forming a second interconnect structure over the first semiconductor die, encapsulant, and first interconnect structure.

24. The method of claim 20 , further including disposing a second semiconductor die over the first semiconductor die and electrically connected to the first interconnect structure.

25. The method of claim 20 , wherein providing the first interconnect structure includes providing a conductive pillar or conductive via.

Assignments (5)
THIS SUBMISSION IS TO CORRECT A TYPOGRAPHICAL ERROR IN THE COVER SHEET PREVIOUSLY RECORDED ON REEL: 038378 FRAME: 0382 TO CORRECT THE SPELLING OF ASSIGNEE'S NAME FROM "STATS CHIPPAC PTE. LTE." TO "STATS CHIPPAC PTE. LTD." Recorded Sep 6, 2023
From: STATS CHIPPAC LTD.
To: STATS CHIPPAC PTE. LTD.
Reel/Frame 064869/0363 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Dec 18, 2019
From: STATS CHIPPAC PTE. LTD.
To: JCET SEMICONDUCTOR (SHAOXING) CO., LTD.
Reel/Frame 051365/0680 →
RELEASE OF SECURITY INTEREST Recorded Dec 13, 2019
From: CITICORP INTERNATIONAL LIMITED, AS COMMON SECURITY AGENT
To: STATS CHIPPAC, INC.; STATS CHIPPAC PTE. LTD. FORMERLY KNOWN AS STATS CHIPPAC LTD.
Reel/Frame 051285/0318 →
CHANGE OF NAME Recorded Apr 7, 2016
From: STATS CHIPPAC LTD.
To: STATS CHIPPAC PTE. LTE.
Reel/Frame 038378/0382 →
SECURITY INTEREST Recorded Aug 6, 2015
From: STATS CHIPPAC, INC.; STATS CHIPPAC LTD.
To: CITICORP INTERNATIONAL LIMITED, AS COMMON SECURITY AGENT
Reel/Frame 036288/0748 →