IP Library Granted Patent US 10,304,798
Granted Patent B2
US 10,304,798 · App. 15/870,215 · Granted May 28, 2019

Semiconductor packages with leadframes and related methods

Inventors: Phillip Celaya (Gilbert, AZ); James P. Letterman, Jr. (Mesa, AZ); Robert L. Marquis (Greene, RI); Darrell Truhitte (Phoenix, AZ)
Assignee: SEMICONDUCTOR COMPONENTS INDUSTRIES, LLC
H01L24/97H01L21/02021H01L21/4821H01L21/561H01L21/78H01L23/49541H01L23/49548H01L23/49582H01L21/4828H01L23/3107H01L23/4952H01L24/05H01L24/32H01L24/48H01L24/49H01L24/73H01L2224/0401H01L2224/05553H01L2224/05599H01L2224/16245H01L2224/32245H01L2224/48091H01L2224/48247H01L2224/49171H01L2224/73265H01L2224/97H01L2924/00014H01L2924/10161H01L2924/19107
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 10,304,798
App. No.
15/870,215
Granted
May 28, 2019
Kind
B2
Abstract

Methods of forming a semiconductor package. Implementations include providing a leadframe, coupling a semiconductor die or an electronic component to the leadframe, and encapsulating at least a portion of the semiconductor die or the electronic component using a mold compound leaving two or more leads of the leadframe exposed. The method may also include coating the two or more leads of the leadframe with an electrically conductive layer. The method may include fully electrically and physically singulating one or more tie bars between two or more leads of the leadframe, a lead of the two or more leads and a leadframe flag, or any combination thereof. The method may also include singulating the leadframe to form one or more semiconductor packages.

Claims (31)

1. A method of forming a semiconductor device, comprising:

providing a leadframe;

disposing an electronic component on a flag of the leadframe;

depositing an encapsulant over the electronic component;

forming a trench fully through a lead of the leadframe;

forming a conductive layer in the trench over an entire height of a sidewall of the lead; and

singulating the leadframe through the trench.

2. The method of claim 1 , wherein the trench extends to the encapsulant.

3. The method of claim 1 , further including forming a dimple in the lead.

4. The method of claim 1 , further including:

forming a bond wire extending from the lead; and

forming the trench under the bond wire.

5. The method of claim 1 , further including singulating a tie bar connecting the flag to the lead after forming the conductive layer and before singulating the leadframe through the trench.

6. The method of claim 1 , wherein the entire height of the sidewall of the lead extends for an entire height of the lead.

7. A method of forming a semiconductor device, comprising:

providing a leadframe;

providing an electronic component;

depositing an encapsulant over the leadframe coupled to the electronic component;

forming a trench fully through a lead of the leadframe;

forming a conductive layer entirely covering a sidewall of the lead in the trench; and

singulating the leadframe through the trench.

8. The method of claim 7 , further including:

disposing the electronic component on a flag of the leadframe; and

singulating through an extension of the flag after forming the conductive layer.

9. The method of claim 7 , wherein forming the trench removes a portion of the encapsulant.

10. The method of claim 7 , further including forming the trench through a tie bar of the leadframe.

11. The method of claim 10 , further including forming a dimple in the tie bar.

12. The method of claim 7 , further including:

forming a bond wire extending from the lead; and

forming the trench under the bond wire.

13. The method of claim 7 , further including forming the conductive layer over an entire height of the lead.

Assignments (3)
RELEASE OF SECURITY INTEREST IN PATENTS RECORDED AT REEL 047734, FRAME 0068 Recorded Jun 23, 2023
From: DEUTSCHE BANK AG NEW YORK BRANCH, AS COLLATERAL AGENT
To: SEMICONDUCTOR COMPONENTS INDUSTRIES, LLC; FAIRCHILD SEMICONDUCTOR CORPORATION
Reel/Frame 064160/0027 →
SECURITY INTEREST Recorded Dec 6, 2018
From: SEMICONDUCTOR COMPONENTS INDUSTRIES, LLC
To: DEUTSCHE BANK AG NEW YORK BRANCH, AS COLLATERAL AGENT
Reel/Frame 047734/0068 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jan 15, 2018
From: CELAYA, PHILLIP; LETTERMAN, JAMES P., JR.; MARQUIS, ROBERT L.; TRUHITTE, DARRELL
To: SEMICONDUCTOR COMPONENTS INDUSTRIES, LLC
Reel/Frame 044620/0851 →
Continuity (6)
Continuation 15063011 · Mar 7, 2016
Continuation In Part 14168850 · Jan 30, 2014
Continuation In Part 13692514 · Dec 3, 2012
Continuation 13190922 · Jul 26, 2011
Division 12362142 · Jan 29, 2009
Related Publication 20180138144A1 · May 17, 2018
Cited By (1)
US 12,243,810