IP Library Granted Patent US 10,910,298
Granted Patent B2
US 10,910,298 · App. 15/888,003 · Granted Feb 2, 2021

Method of forming a molded substrate electronic package and structure

Inventors: Won Bae Bang (Gyeonggi-do, KR); Byong Jin Kim (Gyeonggi-do, KR); Gi Jeong Kim (Gyeonggi-do, KR); Ji Young Chung (Gyeonggi-do, KR)
Assignee: Amkor Technology Singapore Holding Pte. Ltd.
H01L23/49827H01L21/486H01L21/4828H01L23/3128H01L23/49861H01L23/49816H01L2224/16225H01L2924/181
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 10,910,298
App. No.
15/888,003
Granted
Feb 2, 2021
Kind
B2
Abstract

An electronic package includes a substrate having a plurality of lands embedded within an insulating layer. Conductive patterns are disposed on at least a portion of a respective land top surface. An electronic device is electrically connected to the conductive patterns, wherein the land bottom surfaces are exposed to the outside. In another embodiment, the top land surfaces and the top surface of the insulating layer are substantially co-planar and the conductive patterns further overlap portions of the top surface of the insulating layer. In one embodiment, a package body encapsulates the top surface of the insulating material and the electronic device, wherein the land bottom surfaces are exposed to the outside of the package body.

Claims (54)

1. A method of forming an electronic package comprising:

providing a conductive substrate having a top substrate surface and an opposing bottom substrate surface, wherein the conductive substrate comprises lands extending inward from the top substrate surface and separated by one or more grooves, and wherein the lands each have a land top surface;

forming an insulating layer disposed within the one or more grooves, the insulating layer having a top surface and a bottom surface, wherein the top surface of the insulating layer is proximate to the land top surfaces and the bottom surface of the insulating layer is proximate to a lower surface of the one or more grooves;

forming conductive patterns each adjacent to and electrically coupled to one of the land top surfaces proximate to the top surface of the insulating layer and opposite to the conductive substrate such that the insulating layer is interposed between the conductive patterns and the conductive substrate;

removing a portion of the conductive substrate from the opposing bottom substrate surface inward to expose the bottom surface of the insulating layer to the outside and to define land bottom surfaces; and

electrically coupling an electronic device to the conductive patterns.

2. The method of claim 1 further comprising:

forming a package body encapsulating the top substrate surface, the top surface of the insulating layer and at least portions of the electronic device.

3. The method of claim 1 , wherein:

forming the lands comprises selectively removing portions of the top substrate surface, and wherein remaining portions of the top substrate surface define the land top surfaces; and

forming the insulating layer comprises forming the top surface of the insulating layer substantially co-planar with the land top surfaces.

4. The method of claim 1 , wherein removing the portion of the conductive substrate comprises forming an offset between the land bottom surfaces and the bottom surface of the insulating layer such that the land bottom surfaces are recessed inward with respect to the bottom surface of the insulating layer.

5. The method of claim 1 , wherein removing the portion of the conductive substrate comprises forming an offset between the land bottom surfaces and the bottom surface of the insulating layer such that the bottom surface of the insulating layer is recessed inward with respect to the land bottom surfaces.

6. The method of claim 1 further comprising forming conductive bumps on the land bottom surfaces.

7. The method of claim 1 , wherein:

providing the conductive structure comprises providing a single-layer substrate;

forming the insulating layer comprises filling the one or more grooves with a molded resin, wherein the molded resin overlaps the land top surfaces; and

the method further comprises removing a portion of the molded resin to expose the land top surfaces.

8. The method of claim 1 , wherein:

forming the conductive patterns comprises:

forming a masking layer on at least portions of the top surface of the insulating layer; and

electroplating the conductive patterns using the land top surfaces as seed regions.

9. A method of forming an electronic package comprising:

providing a molded substrate comprising a plurality of lands laterally spaced apart from each other and comprising a conductive material, wherein each land has a land sidewall surface, a land top surface, and a land bottom surface, an insulating material disposed along the sidewall surface of each land, wherein the insulating material has a top surface and an opposing bottom surface, and a plurality of conductive patterns, wherein each conductive pattern is disposed adjacent to at least a portion of a respective land top surface; and

electrically coupling an electronic device to the plurality conductive patterns using flip chip bonding, wherein the electronic device has opposing side surfaces in a cross-sectional view, and wherein each land is disposed completely laterally inward from the opposing side surfaces in the cross-sectional view,

wherein providing the molded substrate comprises:

providing a conductive substrate having a top substrate surface and an opposite bottom substrate surface;

forming the plurality of lands extending inward from the top substrate surface and separated by grooves in the cross-sectional view;

forming the insulating material disposed within the grooves and extending over the land top surfaces;

removing a portion of the insulating material to expose the land top surfaces, wherein the top surface of the insulating material adjoins and is substantially co-planar with the land top surfaces, and the bottom surface of the insulating material is proximate to lower surfaces of the grooves;

forming the plurality of conductive patterns, wherein the insulating material is interposed between the conductive patterns and the plurality of conductive substrate, and wherein forming the plurality of conductive pattern comprises:

forming a masking layer on at least portions of the top surface of the insulating material; and

electroplating the plurality of conductive patterns using the land top surfaces as seed regions; and

removing a portion of the conductive substrate from the bottom substrate surface inward to expose the bottom surface of the insulating material to the outside and to define the land bottom surfaces.

10. A method of forming an electronic package comprising:

providing a conductive substrate having a first substrate surface and an opposing second substrate surface;

forming lands extending inward from the first substrate surface and separated by one or more grooves, wherein the lands each have a land first surface;

forming an insulating layer disposed within the one or more grooves, the insulating layer having an insulating layer first surface and an opposing insulating layer second surface, wherein the first surface of the insulating layer is proximate to the land top surfaces and the second surface of the insulating layer is proximate to a lower surface of the one or more grooves;

forming conductive patterns each adjacent to and electrically coupled to one of the land first surfaces, wherein the insulating layer is interposed between the conductive patterns and the conductive substrate;

removing the conductive substrate from the second substrate surface inward to expose the second surface of the insulating layer to the outside and to define land second surfaces opposite to the land first surfaces; and

electrically coupling an electronic device to the conductive patterns.

11. The method of claim 10 further comprising:

forming a package body encapsulating the first substrate surface, the insulating layer first surface and at least portions of the electronic device.

12. The method of claim 10 , wherein removing the portion of the conductive substrate comprises forming an offset between the land second surfaces and the insulating layer second surface such that the land second surfaces are recessed inward with respect to the insulating layer second surface.

13. The method of claim 10 , wherein removing the portion of the conductive substrate comprises forming an offset between the land second surfaces and the insulating layer second surface such that the insulating layer second surface is recessed inward with respect to the land second surfaces so that the land second surfaces can be directly attached to a next level of assembly.

14. The method of claim 10 , wherein:

forming the insulating layer comprises filling the one or more grooves with a molded resin, wherein the molded resin overlaps the land first surfaces; and

the method further comprises removing a portion of the molded resin to expose the land first surfaces; and

forming the conductive patterns comprises:

forming a masking layer on at least portions of the insulating layer first surface; and

electroplating the conductive patterns using the land first surfaces as seed regions.

15. The method of claim 10 , wherein:

forming the lands comprises selectively removing portions of the first substrate surface, and wherein remaining portions of the first substrate surface define the land first surfaces; and

forming the insulating layer comprises forming the insulating layer first surface substantially co-planar with the land first surfaces.

Assignments (4)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Oct 12, 2020
From: AMKOR TECHNOLOGY, INC.
To: AMKOR TECHNOLOGY SINGAPORE HOLDING PTE.LTD.
Reel/Frame 054046/0673 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Sep 25, 2020
From: AMKOR TECHNOLOGY, INC.
To: AMKOR TECHNOLOGY SINGAPORE HOLDING PTE. LTD.
Reel/Frame 053887/0575 →
SECURITY INTEREST Recorded Aug 1, 2018
From: AMKOR TECHNOLOGY, INC.
To: BANK OF AMERICA, N.A., AS AGENT
Reel/Frame 046683/0139 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Feb 3, 2018
From: BANG, WON BAE; KIM, BYONG JIN; KIM, GI JEONG; CHUNG, JI YOUNG
To: AMKOR TECHNOLOGY, INC.
Reel/Frame 045243/0862 →
Priority Claims (1)
KR 10-2015-0038902 · Mar 20, 2015 · national
Continuity (2)
Division 14984064 · Dec 30, 2015
Related Publication 20180158767A1 · Jun 7, 2018