IP Library Granted Patent US 11,296,114
Granted Patent B2
US 11,296,114 · App. 17/335,214 · Granted Apr 5, 2022

Semiconductor memory device and method for manufacturing the same

Inventors: Yoshiaki Fukuzumi (Yokkaichi, JP); Shinya Arai (Yokkaichi, JP); Masaki Tsuji (Yokkaichi, JP); Hideaki Aochi (Yokkaichi, JP); Hiroyasu Tanaka (Yokkaichi, JP)
Assignee: Kioxia Corporation
H01L27/11582H01L27/11565H01L27/11575H01L29/42344H01L29/66833H01L29/7926
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 11,296,114
App. No.
17/335,214
Granted
Apr 5, 2022
Kind
B2
Abstract

A semiconductor memory device includes a connecting member including a semiconductor material, a first electrode film, a first insulating film, a stacked body and three or more semiconductor pillars. The stacked body includes second electrode films and second insulating films that alternately stacked. The semiconductor pillars are arrayed along two or more directions, extend in a stacking direction, pierce through the stacked body and the first insulating film, and are connected to the connecting member. The device includes a third insulating film provided between the semiconductor pillars and the stacked body and between the connecting member and the first electrode film. A charge storage layer is provided at least between one of the second electrode films and the third insulating film.

Claims (55)

1. A non-volatile memory device comprising:

a substrate;

an insulation film provided above the substrate;

a first conductive layer provided above the insulation film;

an upper interconnect structure including a first interconnection;

first electrode films provided between the first conductive layer and the upper interconnect structure, the first electrode films being arranged in a first direction perpendicular to the first conductive layer;

at least one semiconductor body extending through the first electrode films in the first direction and forming memory cells at crossing portions with the first electrode films, one end of the semiconductor body being electrically connected to the first conductive layer, and the other end of the semiconductor body being electrically connected to the first interconnection; and

an isolating portion embedded in a slit extending through the first electrode films in the first direction and in a second direction orthogonal to the first direction, the slit dividing the first electrode films in a third direction orthogonal to the first direction and the second direction, a lower end portion of the slit being expanded in the third direction.

2. The device according to claim 1 ,

wherein the lower end portion of the slit is located below the first electrode films in the first direction.

3. The device according to claim 1 ,

wherein the isolating portion includes a semiconductor formed of polycrystalline silicon and positioned at a same level in the first direction as the first electrode films.

4. The device according to claim 3 ,

wherein the at least one semiconductor body has a circular shape in a cross section orthogonal to the first direction and an outer diameter of the circular shape semiconductor body is smaller than a width of the semiconductor along the third direction at a same level in the first direction.

5. The device according to claim 1 ,

wherein the at least one semiconductor body includes a first semiconductor body and a second semiconductor body, the first semiconductor body forming first memory cells at crossing portions with the first electrode films and the second semiconductor body forming second memory cells at crossing portions with the first electrode films, and

the first and second semiconductor bodies are arranged in a fourth direction orthogonal to the first direction and oblique to the second direction.

6. The device according to claim 1 ,

wherein each of the first electrode films extends in the second direction.

7. The device according to claim 6 ,

wherein the first interconnection extends in the third direction.

8. The device according to claim 1 ,

wherein each of the first electrode films is a polycrystalline silicon film or a metal film.

9. The device according to claim 1 ,

wherein the first conductive layer functions a source layer.

10. The device according to claim 1 ,

wherein the first conductive layer includes a polycrystalline silicon film.

11. The device according to claim 1 ,

wherein the at least one semiconductor body is provided in a corresponding hole extending through the first electrode films in the first direction and the lower end portion of the slit is terminated at a level higher than a lower end of the hole in the first direction.

12. A non-volatile memory device comprising:

a substrate;

an insulation film provided above the substrate;

a first conductive layer provided above the insulation film;

an upper interconnect structure including a first interconnection;

first electrode films provided between the first conductive layer and the upper interconnect structure, the first electrode films being arranged in a first direction perpendicular to the first conductive layer;

a second electrode film provided between the first conductive layer and the first electrode films in the first direction;

at least one semiconductor body extending through the first electrode films and the second electrode film in the first direction, and forming memory cells at crossing portions with the first electrode films and forming a selection transistor at a crossing portion with the second electrode film, one end of the semiconductor body being electrically connected to the first conductive layer, and the other end of the semiconductor body being electrically connected to the first interconnection; and

an isolating portion extending through the first electrode films and the second electrode film in the first direction and in a second direction orthogonal to the first direction and dividing the first electrode films and the second electrode film in a third direction orthogonal to the first direction and the second direction, the isolating portion including a lower part piercing at least the second electrode film, the lower part of the isolating portion including a semiconductor formed of polycrystalline silicon and an insulator covering side surfaces of the semiconductor in the third direction.

13. The device according to claim 12 ,

wherein the at least one semiconductor body has a circular shape in a cross section orthogonal to the first direction and an outer diameter of the circular shape semiconductor body is smaller than a width of the lower part of the isolating portion along the third direction at a same level in the first direction.

14. The device according to claim 12 ,

wherein the at least one semiconductor body includes a first semiconductor body and a second semiconductor body, the first semiconductor body forming first memory cells at crossing portions with the first electrode films and forming a first selection transistor at a crossing portion with the second electrode film, the second semiconductor body forming second memory cells at crossing portions with the first electrode films and forming a second selection transistor at a crossing portion with the second electrode film, and

the first and second semiconductor bodies are arranged in a fourth direction orthogonal to the first direction and oblique to the second direction.

15. The device according to claim 12 ,

wherein each of the first electrode films extends in the second direction.

16. The device according to claim 15 ,

wherein the first interconnection extends in the third direction.

17. The device according to claim 12 ,

wherein each of the first electrode films is a polycrystalline silicon film or a metal film.

18. The device according to claim 12 ,

wherein the first conductive layer functions a source layer.

19. The device according to claim 12 ,

wherein the first conductive layer includes a polycrystalline silicon film.

20. The device according to claim 12 ,

wherein the isolating portion further includes an upper part piercing the first electrode films and including the semiconductor and the insulator.

Assignments (2)
MERGER AND CHANGE OF NAME Recorded Jan 7, 2022
From: TOSHIBA MEMORY CORPORATION; K.K. PANGEA
To: TOSHIBA MEMORY CORPORATION
Reel/Frame 058664/0198 →
CHANGE OF NAME Recorded Jan 7, 2022
From: TOSHIBA MEMORY CORPORATION
To: KIOXIA CORPORATION
Reel/Frame 058664/0544 →
Priority Claims (1)
JP 2014-021747 · Feb 6, 2014 · national
Continuity (6)
Continuation 16918005 · Jul 1, 2020
Continuation 16596892 · Oct 9, 2019
Continuation 16138619 · Sep 21, 2018
Continuation 15345790 · Nov 8, 2016
Continuation 14614588 · Feb 5, 2015
Related Publication 20210288073A1 · Sep 16, 2021