IP Library › Granted Patent US 12,206,056
Granted Patent B2
US 12,206,056 · App. 17/399,754 · Granted Jan 21, 2025

Semiconductor package with intermetallic-compound solder-joint comprising solder, UBM, and reducing layer materials

Inventors: Kwang-Seong Choi (Daejeon, KR); Yong Sung Eom (Daejeon, KR); Jiho Joo (Daejeon, KR); Gwang-Mun Choi (Daejeon, KR); Seok-Hwan Moon (Daejeon, KR); Chanmi Lee (Daejeon, KR); Ki Seok Jang (Daejeon, KR)
Assignee: Electronics and Telecommunications Research Institute
H01L33/62H01L24/05H01L24/13H01L24/81H01L2224/0401H01L2224/0508H01L2224/05082H01L2224/05083H01L2224/05084H01L2224/05124H01L2224/05144H01L2224/05147H01L2224/05155H01L2224/05171H01L2224/05184H01L2224/0519H01L2224/13026H01L2224/1308H01L2224/13082H01L2224/13083H01L2224/13084H01L2224/1319H01L2224/13193H01L2224/13209H01L2224/13211H01L2224/13213H01L2224/13239H01L2224/13244H01L2224/13247H01L2224/13255H01L2224/13561H01L2224/13562H01L2224/1357H01L2224/1369H01L2224/81011H01L2224/8102H01L2224/81193H01L2224/81203H01L2224/81224H01L2224/81355H01L2224/8181H01L2924/01029H01L2924/01047H01L2924/01049H01L2924/0105H01L2924/01079H01L2924/01083H01L2924/014H01L2924/12041H01L2933/0066
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 12,206,056
App. No.
17/399,754
Granted
Jan 21, 2025
Kind
B2
Abstract

Provided is a method of fabricating a semiconductor package. The method of fabricating the semiconductor package include preparing a lower element including a lower substrate, a lower electrode, an UBM layer, and a reducing agent layer, providing an upper element including an upper substrate, an upper electrode, and a solder bump layer, providing a pressing member on the upper substrate to press the upper substrate to the lower substrate, and providing a laser beam passing through the pressing member to bond the upper element to the lower element.

Claims (32)

1. A method of fabricating a semiconductor package, the method comprising:

preparing a lower element including a lower substrate, a lower electrode on the lower substrate, an under bump metallurgy (UBM) layer on the lower electrode, and a reducing agent layer on the UBM layer;

providing an upper element including an upper substrate, an upper electrode on the upper substrate, and a solder bump layer on the upper electrode;

providing a pressing member on the upper substrate to press the upper substrate to the lower substrate; and

providing a laser beam passing through the pressing member to the upper substrate to form the UBM layer, the reducing agent layer, and the solder bump layer as an intermetallic compound layer by using a conductive heat of the upper substrate and the upper electrode.

2. The method of claim 1 , wherein the UBM layer comprises nickel, copper, and an alloy of nickel-copper.

3. The method of claim 1 , wherein the reducing agent layer comprises hydrates of carboxylic hydrate, hydroxyl hydrate, and phenolic hydrate.

4. The method of claim 1 , wherein the solder bump layer comprises solders of tin (Sn), indium (In), tin bismuth (SnBi), tin silver copper (SnAgCu), tin silver (SnAg), gold tin (AuSn), indium tin (InSn), and bismuth indium tin (BiInSn).

5. The method of claim 1 , wherein the lower substrate comprises a light emitting element, and

the upper substrate includes a lead.

6. The method of claim 1 , wherein the lower element further comprises an absorption layer between the UBM layer and the reducing agent layer.

7. The method of claim 6 , wherein the absorption layer comprises:

a plate-shaped absorber; and

metal powder bonded to the plate-shaped absorber.

8. The method of claim 7 , wherein the plate-shaped absorber comprises graphene.

9. The method of claim 7 , wherein the metal powder comprises nickel or copper.

10. The method of claim 1 , wherein the lower substrate further comprises partition walls outside the upper element.

11. The method of claim 10 , further comprising providing an elastic member between the pressing member and each of the partition walls and between the pressing member and the upper substrate,

wherein the elastic member comprises polydimethylsiloxane (PDMS), silicon, or silica.

12. The method of claim 10 , further comprising providing a polymer film between the pressing member and each of the partition walls and between the pressing member and the upper substrate.

13. The method of claim 12 , wherein the polymer film is transparent and has a convex shape in a downward direction.

14. The method of claim 12 , wherein the polymer film comprises polymethylmethacrylate (PMMA), polycarbonate, or polyimide.

15. The method of claim 1 , wherein the lower element further comprises:

a curing agent layer between the UBM layer and the reducing agent layer; and

a base material layer between the curing agent layer and the reducing agent layer.

16. The method of claim 15 , wherein the curing agent layer comprises aliphatic amine, and

the base material layer includes epoxy.

17. The method of claim 15 , wherein the curing agent layer and the base material layer are formed as a protective layer around the intermetallic compound layer.

18. The method of claim 17 , further comprising dipping the lower element and the upper element in DI (deionized) water through which the laser beam is transmitted,

wherein the DI water allows the protective layer to be formed around the lower electrode and the upper electrode.

19. The method of claim 18 , further comprising bubbling the DI water.

20. The method of claim 18 , further comprising removing the DI water to dry the lower element and the upper element.

Assignments (1)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Aug 11, 2021
From: CHOI, KWANG-SEONG; EOM, YONG SUNG; JOO, JIHO; CHOI, GWANG-MUN; MOON, SEOK-HWAN; LEE, CHANMI; JANG, KI SEOK
To: ELECTRONICS AND TELECOMMUNICATIONS RESEARCH INSTITUTE
Reel/Frame 057151/0134 →
Priority Claims (2)
KR 10-2020-0126348 · Sep 28, 2020 · national
KR 10-2021-0077893 · Jun 16, 2021 · national
Continuity (1)
Related Publication 20220102603A1 · Mar 31, 2022
References Cited (20)
US 5895620A · Pas et al. · 1999 [cited by applicant]
US 8211745B2 · Eom et al. · 2012 [cited by applicant]
US 10714464B2 · Pokhriyal et al. · 2020 [cited by applicant]
US 20090311810A1 · Yang et al. · 2009 [cited by applicant]
US 20110260179A1 · Hung · 2011 [cited by applicant]
US 20170141071A1 · Choi · 2017 [cited by examiner]
US 20190279958A1 · Chen · 2019 [cited by examiner]
US 20200266078A1 · Eom et al. · 2020 [cited by applicant]
US 20200395332A1 · Lakhera · 2020 [cited by examiner]
US 20220005778A1 · Lee · 2022 [cited by examiner]
US 20220020722A1 · Homma · 2022 [cited by examiner]
KR 960026681A · 1996 [cited by applicant]
KR 20110041181A · 2011 [cited by applicant]
KR 101703561B1 · 2017 [cited by applicant]
KR 1020190116235A · 2019 [cited by applicant]
KR 20200027399A · 2020 [cited by applicant]
KR 1020200102350A · 2020 [cited by applicant]
Jung-Hun Seo et al., “A Simplified Method of Making Flexible Blue LEDs on a Plastic Substrate”, IEEE Photonics Journal, vol. 7, No. 2, Apr. 2015. [cited by applicant]
Won-Sik Choi et al., “Flexible InGaN LEDs on a Polyimide Substrate Fabricated Using a Simple Direct-Transfer Method”, IEEE Photonics Technology Letters, vol. 26, No. 21, pp. 2115-2117, Nov. 1, 2014. [cited by applicant]
Yoon-Chul Sohn et al., “Wafer-level low temperature bonding with Au—In system”, 2007 Electronic Components and Technology Conference, IEEE, pp. 633-637, May 29-Jun. 1, 2007. [cited by applicant]