IP Library › Granted Patent US 12,308,236
Granted Patent B2
US 12,308,236 · App. 17/454,122 · Granted May 20, 2025

Semiconductor device and method of manufacturing semiconductor device

Inventor: Katsumi Nakamura (Tokyo, JP)
Assignee: Mitsubishi Electric Corporation
H01L21/221H10D8/50H10D12/481H10D62/107H10D62/393H10D62/53H10D64/111H10D84/617
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 12,308,236
App. No.
17/454,122
Granted
May 20, 2025
Kind
B2
Abstract

A semiconductor device according to the present disclosure includes: a semiconductor substrate with a first main surface and a second main surface; a drift layer of a first conductivity type formed in the semiconductor substrate; a first impurity diffusion layer of a second conductivity type formed on the drift layer to be closer to the first main surface; and a buffer layer of the first conductivity type formed on the drift layer to be closer to the second main surface and higher in peak impurity concentration than the drift layer. The drift layer has a first trap, a second trap, and a third trap, whose energy level each is lower than energy at a bottom of a conduction band by 0.246 eV, 0.349 eV, and 0.470 eV. The second trap has trap density of equal to or greater than 2.0×10 11 cm −3 .

Claims (60)

1. A semiconductor device comprising:

a semiconductor substrate with a first main surface and a second main surface;

a drift layer of a first conductivity type formed in the semiconductor substrate;

a first impurity diffusion layer of a second conductivity type formed on the drift layer to be closer to the first main surface; and

a buffer layer of the first conductivity type formed on the drift layer to be closer to the second main surface and higher in peak impurity concentration than the drift layer,

the drift layer having a first trap of an energy level lower than energy at a bottom of a conduction band by 0.234 eV, a second trap of an energy level lower than the energy at the bottom of the conduction band by 0.349 eV, and a third trap of an energy level lower than the energy at the bottom of the conduction band by 0.470 eV,

the second trap having trap density of equal to or greater than 2.0×10 11 cm −3 .

2. The semiconductor device according to claim 1 , wherein

the buffer layer includes:

a second buffer layer contacting the drift layer; and

a first buffer layer closer to the second main surface than the second buffer layer,

the first buffer layer contains impurity of the first conductivity type, and

the second buffer layer contains selenium, sulfur, phosphorus, proton, and helium as impurity.

3. The semiconductor device according to claim 1 , wherein

the drift layer contains:

oxygen of a concentration of equal to or less than 3.0×10 15 cm −3 or a concentration of equal to or less than 7.0×10 17 cm −3 ; and

carbon of a concentration from 1.0×10 14 to 5.0×10 15 cm −3 .

4. The semiconductor device according to claim 1 , wherein

regarding composite defect resulting from charged particles detected by a photoluminescence method in the drift layer, C-center has higher trap density than G-center.

5. The semiconductor device according to claim 1 , wherein

the first impurity diffusion layer functions as an anode of a diode, and

a cathode layer of the first conductivity type functioning as a cathode of the diode is formed on the buffer layer to be closer to the second main surface.

6. The semiconductor device according to claim 1 , wherein

the first impurity diffusion layer functions as an anode of a diode, and

a first cathode layer of the first conductivity type and a second cathode layer of the second conductivity type each functioning as a cathode of the diode are formed on the buffer layer to be closer to the second main surface.

7. The semiconductor device according to claim 1 , wherein

the first impurity diffusion layer functions as a base layer of a transistor,

the semiconductor device further comprising:

a second impurity diffusion layer of the second conductivity type formed between the first impurity diffusion layer and the drift layer;

a third impurity diffusion layer of the second conductivity type formed on the buffer layer to be closer to the second main surface;

an impurity diffusion region of the first conductivity type selectively formed in a surface portion of the first impurity diffusion layer; and

a trench gate penetrating the impurity diffusion region, the first impurity diffusion layer, and the second impurity diffusion layer to reach the drift layer.

8. The semiconductor device according to claim 1 , wherein

the semiconductor substrate has a diode region and a transistor region,

in the diode region, the first impurity diffusion layer functions as an anode of the diode,

in the diode region, a cathode layer of the first conductivity type functioning as a cathode of the diode is formed on the buffer layer to be closer to the second main surface, and

in the transistor region, the first impurity diffusion layer functions as a base layer of a transistor,

the semiconductor device further comprising:

a second impurity diffusion layer of the second conductivity type formed between the first impurity diffusion layer and the drift layer;

a third impurity diffusion layer of the second conductivity type formed on the buffer layer to be closer to the second main surface;

an impurity diffusion region of the first conductivity type selectively formed in a surface portion of the first impurity diffusion layer; and

a trench gate penetrating the impurity diffusion region, the first impurity diffusion layer, and the second impurity diffusion layer to reach the drift layer.

9. The semiconductor device according to claim 1 , wherein

the semiconductor substrate has a diode region and a transistor region,

in the diode region, the first impurity diffusion layer functions as an anode of the diode,

in the diode region, a first cathode layer of the first conductivity type and a second cathode layer of the second conductivity type each functioning as a cathode of the diode are formed on the buffer layer to be closer to the second main surface, and

in the transistor region, the first impurity diffusion layer functions as a base layer of a transistor,

the semiconductor device further comprising:

a second impurity diffusion layer of the second conductivity type formed between the first impurity diffusion layer and the drift layer;

a third impurity diffusion layer of the second conductivity type formed on the buffer layer to be closer to the second main surface;

an impurity diffusion region of the first conductivity type selectively formed in a surface portion of the first impurity diffusion layer; and

a trench gate penetrating the impurity diffusion region, the first impurity diffusion layer, and the second impurity diffusion layer to reach the drift layer.

10. The semiconductor device according to claim 8 , further comprising:

a fourth impurity diffusion layer of the second conductivity type formed in the diode region, formed in a surface portion of the first impurity diffusion layer, and higher in second conductivity type impurity concentration than the first impurity diffusion layer.

11. The semiconductor device according to claim 9 , further comprising:

a fourth impurity diffusion layer of the second conductivity type formed in the diode region, formed in a surface portion of the first impurity diffusion layer, and higher in second conductivity type impurity concentration than the first impurity diffusion layer.

12. The semiconductor device according to claim 8 , wherein

in the diode region, the surface portion of the first impurity diffusion layer forms the first main surface of the semiconductor substrate.

13. The semiconductor device according to claim 9 , wherein

in the diode region, the surface portion of the first impurity diffusion layer forms the first main surface of the semiconductor substrate.

Assignments (1)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Nov 9, 2021
From: NAKAMURA, KATSUMI
To: MITSUBISHI ELECTRIC CORPORATION
Reel/Frame 058060/0692 →
Priority Claims (1)
JP 2021-022626 · Feb 16, 2021 · national
Continuity (1)
Related Publication 20220262638A1 · Aug 18, 2022
References Cited (27)
US 6953968B2 · Nakamura et al. · 2005 [cited by applicant]
US 8698195B2 · Oya · 2014 [cited by examiner]
US 10026832B2 · Nakamura · 2018 [cited by applicant]
US 20140217407A1 · Mizushima · 2014 [cited by examiner]
US 20160247808A1 · Horiuchi · 2016 [cited by examiner]
US 20160315140A1 · Iwasaki · 2016 [cited by examiner]
US 20160365250A1 · Matsui · 2016 [cited by examiner]
US 20170077004A1 · Onozawa · 2017 [cited by examiner]
US 20170271447A1 · Tamura · 2017 [cited by examiner]
US 20170301751A1 · Agata · 2017 [cited by examiner]
US 20180182844A1 · Nakamura · 2018 [cited by applicant]
US 20180366566A1 · Suzuki et al. · 2018 [cited by applicant]
US 20200058506A1 · Nakamura · 2020 [cited by applicant]
CN 103890920A · 2014 [cited by applicant]
CN 110838517A · 2020 [cited by applicant]
JP 4205128B2 · 2009 [cited by applicant]
JP 4785334B2 · 2011 [cited by applicant]
JP 5634318B2 · 2014 [cited by applicant]
JP 6065067B2 · 2017 [cited by applicant]
JP 6165271B2 · 2017 [cited by applicant]
JP 2018107303A · 2018 [cited by applicant]
JP 2019009148A · 2019 [cited by applicant]
JP 6558462B2 · 2019 [cited by applicant]
WO 2013073623A1 · 2013 [cited by applicant]
WO 2016157935A1 · 2016 [cited by applicant]
An Office Action; “Notice of Reasons for Refusal,” mailed by the Japanese Patent Office on Jan. 23, 2024, which corresponds to Japanese Patent Application No. 2021-022626 and is related to U.S. Appl. No. 17/454,122; wit… [cited by applicant]
An Office Action mailed by China National Intellectual Property Administration on Apr. 10, 2025, which corresponds to Chinese Patent Application No. 202210129166.8 and is related to U.S. Appl. No. 17/454,122; with Engli… [cited by applicant]