IP Library › Granted Patent US 12,464,777
Granted Patent B2
US 12,464,777 · App. 17/628,296 · Granted Nov 4, 2025

Semiconductor device including metal oxide

Inventors: Shunpei Yamazaki (Setagaya, JP); Shinya Sasagawa (Chigasaki, JP); Ryota Hodo (Atsugi, JP); Takashi Hirose (Yokohama, JP); Yoshihiro Komatsu (Ebina, JP); Katsuaki Tochibayashi (Isehara, JP); Kentaro Sugaya (Atsugi, JP)
Assignee: Semiconductor Energy Laboratory Co., Ltd.
H10D30/6755H10D30/673H10D99/00
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 12,464,777
App. No.
17/628,296
Granted
Nov 4, 2025
Kind
B2
Abstract

A semiconductor device with a small variation in transistor characteristics is provided. The semiconductor device includes an oxide semiconductor, a first conductor and a second conductor over the oxide semiconductor, a first insulator in contact with a top surface of the first conductor, a second insulator in contact with a top surface of the second conductor, a third insulator which is positioned over the first insulator and the second insulator and has an opening overlapping with a region between the first conductor and the second conductor, a fourth insulator positioned over the oxide semiconductor and in the region between the first conductor and the second conductor, and a third conductor over the fourth insulator. Each of the first insulator and the second insulator is a metal oxide including an amorphous structure.

Claims (66)

1 . A semiconductor device comprising:

an oxide semiconductor;

a first conductor and a second conductor over the oxide semiconductor;

a first insulator in direct contact with a top surface of the first conductor;

a second insulator in direct contact with a top surface of the second conductor;

a third insulator over the first insulator and the second insulator and comprising an opening overlapping with a region between the first conductor and the second conductor;

a fourth insulator over the oxide semiconductor and in the region between the first conductor and the second conductor;

a third conductor over the fourth insulator;

a fifth insulator in direct contact with a first side surface of the first insulator, a first side surface of the first conductor, and a first side surface of the oxide semiconductor; and

a sixth insulator in direct contact with a first side surface of the second insulator, a first side surface of the second conductor, and a second side surface of the oxide semiconductor,

wherein the fourth insulator is in direct contact with a second side surface of the first conductor, a second side surface of the second conductor, a second side surface of the first insulator, and a second side surface of the second insulator in the region between the first conductor and the second conductor, and

wherein each of the first insulator, the second insulator, the fifth insulator, and the sixth insulator is a metal oxide including an amorphous structure.

2 . The semiconductor device according to claim 1 ,

wherein the metal oxide is AlO x , and

wherein x is a given number greater than 0.

3 . A semiconductor device comprising:

an oxide semiconductor;

a first conductor and a second conductor over the oxide semiconductor;

a first insulator covering the first conductor and the second conductor and comprising an opening overlapping with a region between the first conductor and the second conductor;

a second insulator over the first insulator and comprising an opening overlapping with the region between the first conductor and the second conductor;

a third insulator over the oxide semiconductor and in the region between the first conductor and the second conductor;

a third conductor over the third insulator;

a fourth insulator in direct contact with a first side surface of the first insulator, a first side surface of the first conductor, and a first side surface of the oxide semiconductor; and

a fifth insulator in direct contact with a second side surface of the first insulator, a first side surface of the second conductor, and a second side surface of the oxide semiconductor,

wherein the third insulator is in direct contact with a second side surface of the first conductor, a second side surface of the second conductor, and a third side surface of the first insulator in the region between the first conductor and the second conductor, and

wherein each of the first insulator, the fourth insulator, and the fifth insulator is a metal oxide including an amorphous structure.

4 . The semiconductor device according to claim 3 ,

wherein the metal oxide is AlO x , and

wherein x is a given number greater than 0.

5 . A semiconductor device comprising:

an oxide semiconductor;

a first conductor and a second conductor over the oxide semiconductor;

a first insulator in direct contact with a top surface of the first conductor;

a second insulator in direct contact with a first top surface of the second conductor;

a third insulator covering the first insulator and the second insulator and comprising an opening overlapping with a region between the first conductor and the second conductor;

a fourth insulator over the third insulator and comprising an opening overlapping with the region between the first conductor and the second conductor;

a fifth insulator over the oxide semiconductor and in the region between the first conductor and the second conductor; and

a third conductor over the fifth insulator,

wherein the third insulator is in direct contact with a first side surface of the first insulator, a first side surface of the second insulator, a first side surface of the first conductor, a first side surface of the second conductor, and a side surface of the oxide semiconductor,

wherein the fifth insulator is in direct contact with a second side surface of the first conductor, a second side surface of the second conductor, a second side surface of the first insulator, a second side surface of the second insulator, and a first side surface of the third insulator in the region between the first conductor and the second conductor, and

wherein each of the first insulator, the second insulator, and the third insulator is a metal oxide including an amorphous structure.

6 . The semiconductor device according to claim 5 , comprising:

a sixth insulator under the oxide semiconductor; and

a seventh insulator in contact with a top surface of the fourth insulator and a top surface of the third conductor,

wherein each of the sixth insulator and the seventh insulator is a metal oxide including an amorphous structure.

7 . The semiconductor device according to claim 6 , comprising an eighth insulator covering the seventh insulator and in contact with a top surface of the sixth insulator in a region where the eighth insulator does not overlap with the fifth insulator,

wherein the eighth insulator is a metal oxide including an amorphous structure.

8 . The semiconductor device according to claim 7 , comprising:

a ninth insulator in contact with a bottom surface of the sixth insulator; and

a tenth insulator in contact with a top surface of the seventh insulator,

wherein each of the ninth insulator and the tenth insulator is silicon nitride.

9 . The semiconductor device according to claim 5 , comprising:

a dielectric; and

a fourth conductor,

wherein an opening reaching the second conductor is formed in the second insulator, the third insulator, and the fourth insulator,

wherein the dielectric is positioned in the opening and is in contact with a second top surface of the second conductor, a third side surface of the second insulator, a second side surface of the third insulator, and a side surface of the fourth insulator, and

wherein the fourth conductor is positioned in the opening and is in contact with a top surface of the dielectric.

10 . The semiconductor device according to claim 5 , comprising:

a first nitride insulator between the first insulator and the third insulator; and

a second nitride insulator between the second insulator and the third insulator,

wherein each of the first nitride insulator and the second nitride insulator is silicon nitride.

11 . The semiconductor device according to claim 5 ,

wherein a top surface of the first insulator and a top surface of the second insulator are in contact with the third insulator.

12 . The semiconductor device according to claim 5 ,

wherein the metal oxide is AlO x , and

wherein x is a given number greater than 0.

Assignments (1)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Apr 5, 2022
From: YAMAZAKI, SHUNPEI; SASAGAWA, SHINYA; HODO, RYOTA; HIROSE, TAKASHI; KOMATSU, YOSHIHIRO; TOCHIBAYASHI, KATSUAKI; SUGAYA, KENTARO
To: SEMICONDUCTOR ENERGY LABORATORY CO., LTD.
Reel/Frame 059497/0431 →
Priority Claims (4)
JP 2019-138038 · Jul 26, 2019 · national
JP 2019-141556 · Jul 31, 2019 · national
JP 2019-170999 · Sep 20, 2019 · national
JP 2020-081763 · May 7, 2020 · national
Continuity (1)
Related Publication 20220271168A1 · Aug 25, 2022
References Cited (40)
US 9431468B2 · Kawashima et al. · 2016 [cited by applicant]
US 10164120B2 · Kurata et al. · 2018 [cited by applicant]
US 10978563B2 · Tochibayashi et al. · 2021 [cited by applicant]
US 10998447B2 · Onuki et al. · 2021 [cited by applicant]
US 11152513B2 · Yamazaki et al. · 2021 [cited by applicant]
US 11205664B2 · Yamazaki et al. · 2021 [cited by applicant]
US 11616149B2 · Yamazaki et al. · 2023 [cited by applicant]
US 20100035379A1 · Miyairi · 2010 [cited by examiner]
US 20120313084A1 · Tsai · 2012 [cited by examiner]
US 20140346502A1 · Matsukizono · 2014 [cited by applicant]
US 20150179810A1 · Yamazaki · 2015 [cited by examiner]
US 20150187898A1 · Miyairi · 2015 [cited by examiner]
US 20150194475A1 · Kawashima · 2015 [cited by examiner]
US 20150364610A1 · Tsubuku · 2015 [cited by examiner]
US 20150372009A1 · Yamazaki · 2015 [cited by examiner]
US 20160035865A1 · Nagamatsu et al. · 2016 [cited by applicant]
US 20160233339A1 · Okazaki · 2016 [cited by examiner]
US 20170012139A1 · Sasagawa · 2017 [cited by examiner]
US 20170170029A1 · Ochi et al. · 2017 [cited by applicant]
US 20180151742A1 · Kurata et al. · 2018 [cited by applicant]
US 20210159342A1 · Asami · 2021 [cited by applicant]
CN 110402497A · 2019 [cited by applicant]
JP 2011151383A · 2011 [cited by applicant]
JP 2012257187A · 2012 [cited by applicant]
JP 2016036021A · 2016 [cited by applicant]
JP 2017174489A · 2017 [cited by applicant]
JP 2019087677A · 2019 [cited by applicant]
JP 2019096856A · 2019 [cited by examiner]
KR 20190129891A · 2019 [cited by applicant]
TW 201621070 · 2016 [cited by applicant]
WO WO2014171056 · 2014 [cited by applicant]
WO WO2016016761 · 2016 [cited by applicant]
WO WO2016189425 · 2016 [cited by applicant]
WO WO2017072627 · 2017 [cited by applicant]
WO WO2018178793 · 2018 [cited by applicant]
WO WO2018224912A1 · 2018 [cited by examiner]
WO WO2019111106 · 2019 [cited by applicant]
Taiwanese Office Action (Application No. 109123731) Dated Jan. 4, 2024. [cited by applicant]
International Search Report (Application No. PCT/IB2020/056540) Dated Oct. 13, 2020. [cited by applicant]
Written Opinion (Application No. PCT/IB2020/056540) Dated Oct. 13, 2020. [cited by applicant]