IP Library Granted Patent US 12,205,954
Granted Patent B2
US 12,205,954 · App. 18/484,149 · Granted Jan 21, 2025

Butted body contact for SOI transistor and amplifier circuit

Inventor: Simon Edward Willard (Irvine, CA)
Assignee: pSemi Corporation
H01L27/1203H01L27/0207H01L29/0649H01L29/0847H01L29/1095H01L29/42384H01L29/4916H01L29/78615H03F3/195H03F3/213H03F3/2171H03F2200/451
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 12,205,954
App. No.
18/484,149
Granted
Jan 21, 2025
Kind
B2
Abstract

Systems, methods, and apparatus for an improved body tie construction are described. The improved body tie construction is configured to have a lower resistance body tie exists when the transistor is “off” (Vg approximately 0 volts). When the transistor is “on” (Vg>Vt), the resistance to the body tie is much higher, reducing the loss of performance associated with presence of body tie. Space efficient Body tie constructions adapted for cascode configurations are also described.

Claims (58)

1. A semiconductor structure, comprising:

a) a first transistor and a second transistor, each transistor of the first and second transistors comprising:

a drain region having a first conductivity type;

a source region having the first conductivity type;

a body region having a second conductivity type;

wherein the source region of the first transistor and the drain region of the second transistor are formed in a common source/drain region;

b) at least one body contact region of the second conductivity type contained within the common source/drain region;

c) an isolation region configured to electrically isolate the at least one body contact region from the common source/drain region; and

d) at least one body tab of the second conductivity type configured to electrically connect the at least one body contact region to the body region of the first transistor.

2. The semiconductor structure according to claim 1 , wherein:

the at least one body tab comprises a first end that contacts the body region of the first transistor and a second end that contacts the at least one body contact region.

3. The semiconductor structure according to claim 1 , wherein:

the isolation region is of the second conductivity type.

4. The semiconductor structure according to claim 1 , wherein:

the isolation region is electrically connected to the body region of the first transistor.

5. The semiconductor structure according to claim 1 , wherein:

the isolation region is electrically connected to the body region of the first transistor through the at least one body tab.

6. The semiconductor structure according to claim 1 , wherein:

the at least one body contact region is fully contained within the common source/drain region.

7. The semiconductor structure according to claim 1 , wherein:

the at least one body contact region is fully surrounded by regions of the second conductivity type.

8. The semiconductor structure according to claim 1 , wherein:

the isolation region and the at least one body tab region are contiguous.

9. The semiconductor structure according to claim 1 , further comprising:

an additional body contact region of the second conductivity type contained within the source region of the second transistor; and

an additional body tab of the second conductivity type in contact with the body region of the second transistor and the additional body contact region.

10. The semiconductor structure according to claim 9 , wherein:

the additional body tab is configured to electrically connect the additional body contact region to the body region of the second transistor.

11. The semiconductor structure according to claim 9 , further comprising:

a last body contact region of the second conductivity type fully contained within a region that abuts the source region of the second transistor; and

a last body tab of the second conductivity type in contact with the body region of the second transistor and the last body contact region, the last body tab configured to electrically connect the last body contact region to the body region of the second transistor.

12. The semiconductor structure according to claim 1 , further comprising:

an additional one or more body tabs of the second conductivity type in contact with the body region of the first transistor and the at least one body contact region.

13. The semiconductor structure according to claim 12 , wherein:

the at least one body contact region comprises two or more body contact regions.

14. The semiconductor structure according to claim 1 , further comprising:

a conductive contact atop a portion of the at least one body contact region.

15. The semiconductor structure according to claim 1 , wherein:

the at least one body contact region is partially contained within the common source/drain region.

16. The semiconductor structure according to claim 1 , wherein:

the semiconductor structure further comprises a non-conductive isolation region formed in the common source/drain region, the non-conductive isolation region configured to form an interruption in a region of the body region of the second transistor to divide the body region into separate body regions.

17. The semiconductor structure according to claim 16 , wherein:

the non-conductive isolation region is further configured to extend the interruption into the source region of the second transistor.

18. The semiconductor structure according to claim 16 , wherein:

the at least one body contact region abuts the non-conductive isolation region.

19. The semiconductor structure according to claim 16 , wherein:

the interruption divides the source region of the second transistor into separate source regions.

20. The semiconductor structure according to claim 1 , wherein:

each transistor of the first and second transistors is a silicon-on-insulator (SOI) transistor, fabricated using a silicon-on-insulator (SOI) technology.

21. The semiconductor structure according to claim 20 , wherein:

a silicon layer of the SOI transistor is a thin-film silicon layer.

22. The semiconductor structure according to claim 20 , further comprising:

an insulating layer; and

a silicon layer overlying the insulating layer,

wherein the drain region, the source region and the body region of each transistor of the first and second transistors, the at least one body contact region, and the at least one body tab are formed in the silicon layer and extend through the silicon layer to reach the insulating layer.

23. The semiconductor structure according to claim 1 , further comprising:

at least one polysilicon tab configured to define the at least one body tab.

24. An amplifier circuit comprising the semiconductor structure according to claim 1 .

Assignments (2)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Dec 13, 2024
From: WILLARD, SIMON EDWARD
To: PEREGRINE SEMICONDUCTOR CORPORATION
Reel/Frame 069583/0426 →
CHANGE OF NAME Recorded Dec 13, 2024
From: PEREGRINE SEMICONDUCTOR CORPORATION
To: PSEMI CORPORATION
Reel/Frame 069693/0744 →
Continuity (7)
Continuation 17230846 · Apr 14, 2021
Continuation 16821112 · Mar 17, 2020
Continuation 16239446 · Jan 3, 2019
Continuation 15824932 · Nov 28, 2017
Continuation 15078930 · Mar 23, 2016
Continuation In Part 14945323 · Nov 18, 2015
Related Publication 20240113126A1 · Apr 4, 2024
References Cited (75)
US 4980799A · Tobita · 1990 [cited by applicant]
US 5479034A · Hashimoto et al. · 1995 [cited by applicant]
US 5489792A · Hu et al. · 1996 [cited by applicant]
US 5637899A · Eimori · 1997 [cited by applicant]
US 5925913A · Draper · 1999 [cited by applicant]
US 6225665B1 · Hirano · 2001 [cited by applicant]
US 6294817B1 · Srinivasan et al. · 2001 [cited by applicant]
US 6307237B1 · Erstad · 2001 [cited by applicant]
US 6624459B1 · Dachtera et al. · 2003 [cited by applicant]
US 8643107B2 · Sleight et al. · 2014 [cited by applicant]
US 9842858B2 · Willard · 2017 [cited by applicant]
US 10192884B2 · Willard · 2019 [cited by applicant]
US 10629621B2 · Willard · 2020 [cited by applicant]
US 10985183B2 · Willard · 2021 [cited by applicant]
US 11791340B2 · Willard · 2023 [cited by applicant]
US 20040245577A1 · Bhattacharyya · 2004 [cited by applicant]
US 20040256692A1 · Kunz · 2004 [cited by examiner]
US 20060237726A1 · Iwamatsu et al. · 2006 [cited by applicant]
US 20070241402A1 · Hirano · 2007 [cited by applicant]
US 20080076196A1 · Yamaguchi · 2008 [cited by examiner]
US 20080237713A1 · Doumae · 2008 [cited by applicant]
US 20100081239A1 · Min et al. · 2010 [cited by applicant]
US 20130168769A1 · Park · 2013 [cited by applicant]
US 20130208527A1 · Peters et al. · 2013 [cited by applicant]
US 20130249006A1 · Khakifirooz et al. · 2013 [cited by applicant]
US 20140070311A1 · Yang · 2014 [cited by applicant]
US 20140070315A1 · Levy et al. · 2014 [cited by applicant]
US 20140252472A1 · Chen · 2014 [cited by applicant]
US 20140346601A1 · Sugiura · 2014 [cited by applicant]
US 20170141126A1 · Willard · 2017 [cited by applicant]
US 20170141134A1 · Willard · 2017 [cited by applicant]
US 20170338251A1 · Willard · 2017 [cited by applicant]
US 20180211973A1 · Willard · 2018 [cited by applicant]
US 20190198531A1 · Willard · 2019 [cited by applicant]
US 20200303419A1 · Willard · 2020 [cited by applicant]
US 20210305279A1 · Willard · 2021 [cited by applicant]
FR 3005787 · 2014 [cited by applicant]
WO 0148828 · 2001 [cited by applicant]
WO 2017087035 · 2017 [cited by applicant]
WO 2017164904 · 2017 [cited by applicant]
Stowe, Scott C., Office Action received from the USPTO dated Jul. 9, 2019 for U.S. Appl. No. 15/483,923, 41 pgs. [cited by applicant]
MIT Lincoln Laboratory, “MITLL Low-Power FDSOI CMOS Process” Application Notes, Jun. 2006, 40 pgs. [cited by applicant]
Ren, John Z., “Low Voltage SOI MOSFET with Suppressed Floating Body Effects”, Department of Electrical and Computer Engineering, University of Toronto, 1999, 81 pgs. [cited by applicant]
Bernstein, et al., “SOI Circuit Design Concepts”, Kluwer Academic Publishers, 2000, pp. 22-23. [cited by applicant]
Meierewert, Klaus, International Search Report and Written Opinion received from the EPO dated Sep. 8, 2016 for appln. No. PCT/US2016/040193, 12 pgs. [cited by applicant]
Meierewert, Klaus, International Search Report and Written Opinion received from the EPO dated Sep. 8, 2016 for appln. No. PCT/US2016/039894, 11 pgs. [cited by applicant]
Stowe, Scott C., Office Action received from the USPTO dated Sep. 13, 2016 for U.S. Appl. No. 14/945,323, 9 pgs. [cited by applicant]
Stowe, Scott C., Office Action received from the USPTO dated Feb. 21, 2017 for U.S. Appl. No. 14/945,323, 29 pgs. [cited by applicant]
Willard, Simon, Response filed in the USPTO dated Nov. 3, 2016 for U.S. Appl. No. 14/945,323, 4 pgs. [cited by applicant]
Dang, Phuc T., Office Action received from the USPTO dated Apr. 27, 2017 for U.S. Appl. No. 15/078,931, 6 pgs. [cited by applicant]
Peregrine Semiconductor Corporation, Demand and Amendment filed in the EPO dated Apr. 26, 2017 for appln. No. PCT/2016/039894, 30 pgs. [cited by applicant]
Willard, Simon, Response filed in the USPTO dated Jun. 21, 2017 for U.S. Appl. No. 15/078,930, 4 pgs. [cited by applicant]
Dang, Phuc T., Office Action received from the USPTO dated Jul. 20, 2017 for U.S. Appl. No. 15/078,931, 16 pgs. [cited by applicant]
Peregrine Semiconductor Corporation, Demand and Amendment filed in the EPO dated Jul. 3, 2017 for appln. No. PCT/US2016/040193, 38 pgs. [cited by applicant]
Willard, Simon, Response filed in the USPTO dated Aug. 14, 2017 for U.S. Appl. No. 15/078,930, 6 pgs. [cited by applicant]
Dang, Phuc T., Notice of Allowance received from the USPTO da ted Sep. 22, 2017 for U.S. Appl. No. 15/078,930, 5 pgs. [cited by applicant]
Juhl, Andreas, Written Opinion received from the EPO dated Oct. 24, 2017 for appln. No. PCT/US2016/039894, 6 pgs. [cited by applicant]
Juhl, Andreas, Written Opinion received fromt he EPO dated Feb. 26, 2018 for appln. No. PCT/US2016/040193, 6 pgs. [cited by applicant]
Flohr, Chantal, International Preliminary Report on Patentability received from the EPO dated Mar. 27, 2018 for appln. No. PCT/US2016/039894, 24 pgs. [cited by applicant]
Juhl, Andreas, International Preliminary Report on Patentability received from the EPO dated Jun. 26, 2018 for appln. No. PCT/US2016/040193, 6 pgs. [cited by applicant]
Dang, Phuc T., Office Action received from the USPTO dated Jul. 10, 2018 for U.S. Appl. No. 15/824,932, 6 pgs. [cited by applicant]
Stowe, Scott C., Office Action received from the USPTO dated Nov. 2, 2018 for U.S. Appl. No. 15/483,923, 10 pgs. [cited by applicant]
PSemi Corporation, Response filed in the USPTO dated Jan. 18, 2019 for U.S. Appl. No. 15/483,923, 13 pgs. [cited by applicant]
Dang, Phuc T., Notice of Allowance received from the USPTO dated Nov. 21, 2018 for U.S. Appl. No. 15/824,932, 9 pgs. [cited by applicant]
PSEMI Corporation, Response filed in the USPTO dated Aug. 22, 2018 for U.S. Appl. No. 15/824,932, 10 pgs. [cited by applicant]
Dang, Phuc T., Office Action received from the USPTO dated Jul. 1, 2019 for U.S. Appl. No. 16/239,446, 12 pgs. [cited by applicant]
Dang, Phuc T., Notice of Allowance received from the USPTO dated Dec. 10, 2019 for U.S. Appl. No. 16/239,446, 10 pgs. [cited by applicant]
PSEMI Corporation, Response filed in the USPTO dated Aug. 30, 2019 for U.S. Appl. No. 16/239,446, 4 pgs. [cited by applicant]
PSEMI Corporation, Preliminary Amendment filed in the USPTO dated Aug. 30, 2019 for U.S. Appl. No. 16/239,446, 5 pgs. [cited by applicant]
Willard, Simon, Patent Application filed in the USPTO entitled “Butted Bod Contact for SOI Transistor”, U.S. Appl. No. 14/945,323, filed Nov. 18, 2015, 85 pgs. [cited by applicant]
Dang, Phuc T., Office Action received from the USPTO dated Jul. 28, 2020 for U.S. Appl. No. 16/821,112, 15 pgs. [cited by applicant]
Dang, Phuc T., Notice of Allowance received from the USPTO dated Dec. 15, 2020 for U.S. Appl. No. 16/821,112, 8 pgs. [cited by applicant]
Yang, et al., English translation of Office Action received from the CNIPA dated Apr. 16, 2021 for appln. No. 1021041302562250, 8 pgs. [cited by applicant]
Dang, Phuc T., Office Action received from the USPTO dated Jan. 11, 2023 for U.S. Appl. No. 17/230,846, 23 pgs. [cited by applicant]
Dang, Phuc T., Notice of Allowance received from the USPTO dated Jun. 12, 2023 for U.S. Appl. No. 17/230,846, 8 pgs. [cited by applicant]