IP Library › Granted Patent US 12,363,928
Granted Patent B2
US 12,363,928 · App. 18/617,795 · Granted Jul 15, 2025

Surface damage control in diodes

Inventors: Ting-Ying Wu (Tainan, TW); Yung-Hsiang Chen (Tainan, TW); Yu-Lung Yeh (Kaohsiung, TW); Yen-Hsiu Chen (Tainan, TW); Wei-Liang Chen (Tainan, TW); Ying-Tsang Ho (Tainan, TW)
H10D8/60H10D8/051
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 12,363,928
App. No.
18/617,795
Granted
Jul 15, 2025
Kind
B2
Abstract

A semiconductor device and a method of forming the same is disclosed. The semiconductor device includes a substrate, a first well region disposed within the substrate, a second well region disposed adjacent to the first well region and within the substrate, and an array of well regions disposed within the first well region. The first well region includes a first type of dopants, the second well region includes a second type of dopants that is different from the first type of dopants, and the array of well regions include the second type of dopants. The semiconductor device further includes a metal silicide layer disposed on the array of well regions and within the substrate, a metal silicide nitride layer disposed on the metal silicide layer and within the substrate, and a contact structure disposed on the metal silicide nitride layer.

Claims (47)

1. A method, comprising:

forming a first well region with a first type of dopants in a substrate;

forming an array of well regions with a second type of dopants in the first well region;

forming a metal silicide layer on the array of well regions and in the substrate;

forming a metal silicide nitride layer on the metal silicide layer and in the substrate, wherein an interface between the metal silicide layer and the metal silicide nitride layer is at a plane same as or lower than a top surface of the substrate; and

forming a conductive structure in the metal silicide nitride layer.

2. The method of claim 1 , wherein forming the metal silicide layer comprises depositing a metal layer on the array of well regions.

3. The method of claim 1 , wherein forming the metal silicide layer comprises depositing a capping layer on the array of well regions.

4. The method of claim 1 , wherein forming the metal silicide layer comprises depositing a metal nitride layer with a cubic crystal structure.

5. The method of claim 1 , wherein forming the metal silicide layer comprises performing an anneal process and a surface treatment process at a same time.

6. The method of claim 1 , wherein forming the metal silicide layer comprises:

depositing a metal layer on the array of well regions; and

performing a nitrogen-based surface treatment on the metal layer.

7. The method of claim 1 , wherein forming the metal silicide layer comprises:

depositing a metal nitride layer on the array of well regions; and

exposing the metal nitride layer to a nitrogen-based gas.

8. The method of claim 1 , wherein forming the metal silicide nitride layer comprises depositing, on the array of well regions, a metal nitride layer with a metal to nitrogen concentration ratio of about 1:3 to about 1:4.

9. The method of claim 1 , further comprising forming a doped region with a third type of dopants in the first well region.

10. The method of claim 9 , further comprising:

forming an other metal silicide layer on the doped region; and

forming an other metal silicide nitride layer on the other metal silicide layer.

11. A method, comprising:

forming an array of well regions in a substrate;

depositing a metal layer on the array of well regions;

depositing an oxygen barrier layer on a top surface of the metal layer;

performing, on the oxygen barrier layer, an anneal process and a surface treatment process to form a metal silicide layer on the array of well regions; and

forming a conductive structure on the metal silicide layer.

12. The method of claim 11 , wherein the anneal process and the surface treatment process are performed at a same time.

13. The method of claim 11 , wherein performing the surface treatment comprises exposing the oxygen barrier layer to a nitrogen-based gas.

14. The method of claim 11 , wherein depositing the oxygen barrier layer comprises depositing a metal nitride layer with a cubic crystal structure.

15. The method of claim 11 , wherein depositing the oxygen barrier layer comprises depositing a metal nitride layer with a metal to nitrogen concentration ratio of about 1:3 to about 1:4.

16. The method of claim 11 , further comprising:

forming a doped region in the substrate;

forming an other metal silicide layer on the doped region; and

forming a metal silicide nitride layer on the other metal silicide layer.

17. A method, comprising:

forming first and second well regions in a substrate;

forming a metal silicide layer extending from the first well region to the second well region;

forming a metal silicide nitride layer on the metal silicide layer, wherein an interface between the metal silicide layer and the metal silicide nitride layer is at a plane same as or lower than a top surface of the substrate; and

forming a conductive structure on the metal silicide layer.

18. The method of claim 17 , wherein forming the metal silicide layer comprises:

depositing a metal layer on the first and second well regions; and

depositing a metal nitride layer on the metal layer.

19. The method of claim 18 , wherein forming the metal silicide layer further comprises:

performing a rapid thermal anneal process on the metal nitride layer; and

exposing the metal nitride layer to a nitrogen-based gas.

20. The method of claim 18 , wherein depositing the metal nitride layer comprises depositing the metal nitride layer with a metal to nitrogen concentration ratio of about 1:3 to about 1:4.

Assignments (1)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Apr 1, 2024
From: WU, TING-YING; CHEN, YUNG-HSIANG; YEH, YU-LUNG; CHEN, YEN-HSIU; CHEN, WEI-LIANG; HO, YING-TSANG
To: TAIWAN SEMICONDUCTOR MANUFACTURING COMPANY, LTD.
Reel/Frame 066967/0232 →
Continuity (3)
Division 17530212 · Nov 18, 2021
Provisional Application 63138078 · Jan 15, 2021
Related Publication 20240234589A1 · Jul 11, 2024
References Cited (39)
US 5639678A · Lee et al. · 1997 [cited by applicant]
US 6365511B1 · Kizilyalli · 2002 [cited by examiner]
US 6885977B2 · Dietl et al. · 2005 [cited by applicant]
US 7772641B2 · Omura et al. · 2010 [cited by applicant]
US 8274113B1 · Hsieh · 2012 [cited by examiner]
US 9887302B2 · Lin et al. · 2018 [cited by applicant]
US 10147815B2 · Rubin · 2018 [cited by examiner]
US 10157980B1 · Lo · 2018 [cited by examiner]
US 10229986B1 · Jagannathan · 2019 [cited by examiner]
US 10374040B1 · Chanemougame · 2019 [cited by examiner]
US 10658456B2 · Lo · 2020 [cited by examiner]
US 10985240B2 · Lo et al. · 2021 [cited by applicant]
US 11145720B2 · Lee · 2021 [cited by examiner]
US 11522066B2 · Chiu et al. · 2022 [cited by applicant]
US 20100059849A1 · Quddus · 2010 [cited by examiner]
US 20100291767A1 · Miura · 2010 [cited by examiner]
US 20110284954A1 · Hsieh · 2011 [cited by examiner]
US 20120175724A1 · Haynie · 2012 [cited by examiner]
US 20120228717A1 · Vellianitis · 2012 [cited by examiner]
US 20120256274A1 · Riess · 2012 [cited by examiner]
US 20130026568A1 · Bhalla · 2013 [cited by examiner]
US 20140332882A1 · Lui · 2014 [cited by examiner]
US 20150228808A1 · Liao · 2015 [cited by applicant]
US 20160049392A1 · Bhalla · 2016 [cited by examiner]
US 20170194451A1 · Hua · 2017 [cited by examiner]
US 20180090562A1 · Lee · 2018 [cited by applicant]
US 20190140045A1 · Lo · 2019 [cited by applicant]
US 20190386129A1 · Lee · 2019 [cited by examiner]
US 20200083119A1 · Koh · 2020 [cited by examiner]
US 20210013204A1 · Choi · 2021 [cited by examiner]
US 20220231173A1 · Wu · 2022 [cited by applicant]
US 20230317828A1 · Cheng · 2023 [cited by examiner]
JP 2007273931A · 2007 [cited by applicant]
KR 20150125538A · 2015 [cited by applicant]
KR 20160123961A · 2016 [cited by applicant]
KR 20190046656A · 2019 [cited by applicant]
TW 511295 · 2002 [cited by applicant]
TW 201349513A · 2013 [cited by applicant]
TW 201807830A · 2018 [cited by applicant]