IP Library › Granted Patent US 12,604,687
Granted Patent B2
US 12,604,687 · App. 19/224,621 · Granted Apr 14, 2026

Large-area/wafer-scale CMOS-compatible 2D-material intercalation doping tools, processes, and methods, including intercalation doping of synthesized and patterned graphene

Inventors: Kaustav Banerjee (Goleta, CA); Ravi Iyengar (Milpitas, CA); Brian Cronquist (Klamath Falls, OR); Satish Sundar (San Jose, CA)
Assignee: Destination 2D Inc.
H10P32/12H01J37/3171H01J37/32816H10P32/17
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 12,604,687
App. No.
19/224,621
Granted
Apr 14, 2026
Kind
B2
Abstract

An intercalation doping apparatus including: a reactor chamber where single or multiple wafers or substrates (SoMWoSubs) are disposed within the reactor chamber, where SOMWoSubs have a diameter or a side distance from 25 mm to 450 mm; a heater, where the heater is configured to provide heat to the SOMWoSubs disposed within the reactor chamber, where the SoMWoSubs include a temperature from 25° C. to 500° C.; where pressure is applied to at least one surface of the SOMWoSubs disposed within the reactor chamber within a range of 2 bar to 500 bar; and a dopant application apparatus, where the dopant application apparatus includes at least valves and tubing which bring dopants from outside to within the reactor chamber and includes at least a dopant crucible disposed within the reactor chamber, where the dopants include material in solid, liquid, or gaseous phase, and where the dopants include intercalation doping agents.

Claims (42)

1 . A method of accelerated intercalation doping, by insertion of dopant atoms, ions, or molecules into layered 2D materials, said method comprising:

loading single or multiple wafers or substrates into a reactor chamber, wherein the single or multiple wafers or substrates comprise a diameter or side distance in the range of 25 mm to 450 mm, wherein the single or multiple wafers or substrates comprise multi-layer graphene strips define exposed layer edges, wherein the multi-layer graphene strips comprise two or more graphene layers;

heating the single or multiple wafers or substrates to a temperature of 25° C. to 500° C.;

creating pressure on the single or multiple wafers or substrates in the range of 2 bar to 500 bar; and

introducing intercalation doping agents into the reactor chamber to insert the intercalation dopants between the two or more graphene layers via the exposed layer edges, wherein:

said introducing comprises generating an atmosphere comprising dopants within the reactor chamber from a dopant crucible containing the dopants,

the dopant crucible is located outside of the reactor chamber and the dopant crucible is connected to the reactor chamber, and

the single or multiple wafers or substrates are each oriented horizontally and face-up.

2 . The method according to claim 1 , wherein said introducing comprises accelerating atoms or molecules of the intercalation dopants via pressure, temperature or electrical bias.

3 . The method according to claim 1 , wherein said heating, creating and introducing are maintained for a specified time, and

wherein said specified time is at least one half of a maximum width of the graphene strips divided by a speed of intercalation doping.

4 . The method according to claim 1 , wherein said creating creates the pressure via gaseous pressure.

5 . The method according to claim 1 , wherein said creating comprises injecting pressurized gas into the reactor chamber.

6 . The method according to claim 1 , wherein a space between parallel ones of the exposed layer edges is equal to or greater than 10 times the diameter of a molecule, ion, or atom of said intercalant dopant.

7 . The method according to claim 1 , said introducing comprises heating the crucible to a different temperature than the single or multiple wafers or substrates.

8 . A method of accelerated intercalation doping by insertion of dopant atoms, ions, or molecules into layered 2D materials, said method comprising:

loading single or multiple wafers or substrates into a reactor chamber, wherein the single or multiple wafers or substrates comprise a diameter or side distance in the range of 25 mm to 450 mm, wherein the single or multiple wafers or substrates comprise multi-layer graphene strips define exposed layer edges, wherein the multi-layer graphene strips comprise two or more graphene layers;

heating the single or multiple wafers or substrates to a temperature of 25° C. to 500° C.;

creating pressure on the single or multiple wafers or substrates in the range of 2 bar to 500 bar; and

introducing intercalation doping agents into the reactor chamber to insert the intercalation dopants between the two or more graphene layers via the exposed layer edges, wherein:

said introducing comprises generating an atmosphere comprising dopants within the reactor chamber from a dopant crucible containing the dopants,

the dopant crucible is located outside of the reactor chamber and the dopant crucible is connected to the reactor chamber, and

the single or multiple wafers or substrates are each oriented vertically.

9 . The method according to claim 8 , wherein said introducing comprises accelerating atoms or molecules of the intercalation dopants via pressure, temperature or electrical bias.

10 . The method according to claim 8 , wherein said heating, creating and introducing are maintained for a specified time, and

wherein said specified time is at least one half of a maximum width of the graphene strips divided by a speed of intercalation doping.

11 . The method according to claim 8 , wherein said creating creates the pressure via gaseous pressure.

12 . The method according to claim 8 , wherein a space between parallel ones of the exposed layer edges is equal to or greater than 10 times the diameter of a molecule, ion, or atom of said intercalant dopant.

13 . A method of accelerated intercalation doping by insertion of dopant atoms, ions, or molecules into layered 2D materials, said method comprising:

loading single or multiple wafers or substrates into a reactor chamber, wherein the single or multiple wafers or substrates comprise a diameter or side distance in the range of 25 mm to 450 mm, wherein the single or multiple wafers or substrates comprise multi-layer graphene strips define exposed layer edges, wherein the multi-layer graphene strips comprise two or more graphene layers;

heating the single or multiple wafers or substrates to a temperature of 25° C. to 500° C.;

creating pressure on the single or multiple wafers or substrates in the range of 2 bar to 500 bar; and

introducing intercalation doping agents into the reactor chamber to insert the intercalation dopants between the two or more graphene layers via the exposed layer edges, wherein:

said introducing comprises generating an atmosphere comprising dopants within the reactor chamber from a dopant crucible containing the dopants,

the dopant crucible is located inside the reactor chamber, and

the single or multiple wafers or substrates are each oriented horizontally and face-up.

14 . The method according to claim 13 , wherein a space between parallel ones of the exposed layer edges is equal to or greater than 10 times the diameter of a molecule, ion, or atom of said intercalant dopant.

15 . The method according to claim 13 , wherein the single or multiple wafers or substrates number at least 5.

16 . The method according to claim 13 , wherein said introducing comprises accelerating atoms or molecules of the intercalation dopants via pressure, temperature or electrical bias.

17 . The method according to claim 13 , wherein said heating, creating and introducing are maintained for a specified time, and

wherein said specified time is at least one half of a maximum width of the graphene strips divided by a speed of intercalation doping.

18 . The method according to claim 13 , wherein said creating creates the pressure via gaseous pressure.

Assignments (1)
NUNC PRO TUNC ASSIGNMENT Recorded Oct 6, 2025
From: BANERJEE, KAUSTAV; IYENGAR, RAVI; CRONQUIST, BRIAN; SUNDAR, SATISH
To: DESTINATION 2D INC.
Reel/Frame 072483/0242 →
Continuity (3)
Continuation 18527043 · Dec 1, 2023
Provisional Application 63441766 · Jan 27, 2023
Related Publication 20250293048A1 · Sep 18, 2025
References Cited (42)
US 3558376A · Schmidt · 1971 [cited by applicant]
US 3804682A · Keller · 1974 [cited by applicant]
US 5709745A · Larkin · 1998 [cited by applicant]
US 10177227B1 · Yoshida · 2019 [cited by examiner]
US 11840773B1 · Bondokov · 2023 [cited by examiner]
US 11976369B2 · Banerjee · 2024 [cited by applicant]
US 12281388B2 · Banerjee · 2025 [cited by applicant]
US 20030198754A1 · Xi · 2003 [cited by examiner]
US 20080280417A1 · Yamazaki · 2008 [cited by applicant]
US 20090309183A1 · Yamazaki · 2009 [cited by applicant]
US 20110143045A1 · Veerasamy · 2011 [cited by applicant]
US 20150053263A1 · Imamura · 2015 [cited by examiner]
US 20190161354A1 · Bohm · 2019 [cited by examiner]
US 20230007095A1 · Adikari · 2023 [cited by applicant]
US 20230008834A1 · Banerjee · 2023 [cited by applicant]
US 20230313358A1 · Banerjee · 2023 [cited by applicant]
US 20240014071A1 · Banerjee · 2024 [cited by applicant]
US 20240258118A1 · Banerjee · 2024 [cited by applicant]
US 20240295018A1 · Banerjee · 2024 [cited by applicant]
WO 2022140026 · 2022 [cited by applicant]
WO 2024158578 · 2024 [cited by applicant]
Ip.com search history (Year: 2026). [cited by examiner]
International Preliminary Report on Patentability for PCT/US2024/011484, Jul. 22, 2025, 7 pages. [cited by applicant]
Agashiwala, et al., “Demonstration of CMOS-Compatible Multi-Level Graphene Interconnects with Metal Vias” IEEE Transactions on Electron Devices, Apr. 2021, pp. 2063-2091, vol. 68, No. 4. [cited by applicant]
Agashiwala, et al., Reliability and performance of CMOS-compatible multi-level graphene interconnects incorporating vias, 2020 IEEE International Electron Devices Meeting (IEDM) Dec. 12, 2020 Dec., pp. 31-1, vol. 68, No… [cited by applicant]
He, et al., “Uniform doping of graphene close to the Dirac point by polymer-assisted assembly of molecular dopants”, Nature Communications, Sep. 27, 2018, pp. 1-7, vol. 9, No. 1. [cited by applicant]
Ishikawa, et al., “Doping graphene films via chemically mediated charge transfer,” Nanoscale Research Letters, Dec. 2011, pp. 1-5, vol. 6. [cited by applicant]
Jiang, et al., “All-carbon interconnect scheme integrating graphene wires and carbon-nanotube-vias,” IEEE IEDM, 2017, pp. 14.3.1-14.3.4. [cited by applicant]
Jiang, et al., “CMOS-compatible doped-multilayer-graphene interconnects for next-generation VLSI,” IEEE IEDM, Dec. 2018, pp. 34.5.1-34.5.4. [cited by applicant]
Jiang, et al., “Intercalation doped multilayer-graphene-nanoribbons for next generation interconnect,” Nano Letters, 2017, pp. 1482-1488, vol. 17, No. 3. [cited by applicant]
Liu, “Characterization ofFeC13 Intercalation Doped CVD Few-Layer Graphene,” IEEE Electron Device Letters, Sep. 2016, pp. 1246-1249, vol. 37, No. 9. [cited by applicant]
“Narendar, et al., ““First Principle Study of Doped Graphene for FET Applications””, Silicon, 2019, pp. 277-286, vol. 11.” [cited by applicant]
Banerjee et al., U.S. Appl. No. 63/123,587, filed Dec. 10, 2020, entitled CMOS-Compatible Graphene Structures, Interconnects and Fabrication Methods, 8 pages. [cited by applicant]
Banerjee et al., U.S. Appl. No. 63/218,498, filed Jul. 6, 2021, entitled Wafer-Scale CMOS-Compatible Graphene Synthesis Tool, 14 pages. [cited by applicant]
Taiwan Patent Office, Notice of Allowance for Taiwan application No. 113101524, Nov. 5, 20224, 2 pages. (Not in English). [cited by applicant]
Taiwan Patent Office, Search Report for Taiwan application No. 113101524, Nov. 5, 20224, 2 pages. (Not in English). [cited by applicant]
International Search Report for PCT International Application No. PCT/US24/11484, mailed May 10, 2024, 2 pages. [cited by applicant]
Written Opinion of the International Search Authority for PCT International Application No. PCT/US24/11484, mailed May 10, 2024, 6 pages. [cited by applicant]
Taiwan Patent Office, Notice of Allowance for Taiwan application No. 114104042, Apr. 13, 2025, 2 pages. (Not in English). [cited by applicant]
Taiwan Patent Office, Search Report for Taiwan application No. 114104042, Apr. 13, 2025, 2 pages. (Not in English). [cited by applicant]
Office Action for U.S. Appl. No. 18/527,043, filed Jul. 11, 2025, 27 pages. [cited by applicant]
Korean Office Action from the corresponding Korean Patent Application No. 10-2025-7027110, dated Jan. 14, 2026. [cited by applicant]