IP Library › Granted Patent US 6,942,157
Granted Patent B2
US 6,942,157 · App. 10/241,979 · Granted Sep 13, 2005

Data processing system and data processing method

Assignee: International Business Machines Corporation
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 6,942,157
App. No.
10/241,979
Granted
Sep 13, 2005
Kind
B2
Abstract

An IC chip is provided with a wireless unit for inputting and outputting data by wireless communication, in addition to a logic section, so that the IC chip no longer needs I/O pads, leaving only power supply and ground pads. IC chips can input and output data with one another by wireless communications, which makes it possible to significantly improve the spacing relationships of various chips on a singular or even plurality of substrates.

Claims (34)

1. A data processing system comprising first, second, third, and fourth IC chips;

each of said IC chips comprising:

logic circuitry; and

wireless communications input/output circuitry, electrically coupled to said logic circuitry, for performing wireless input and output communications with the other IC chips; and wherein

said first IC chip is a master, said second IC chip is a master, said third IC chip is

a slave and said fourth IC chip is an arbiter;

each of said masters includes means for making an arbitration request to said arbiter to obtain permission to communicate wirelessly with said slave;

said arbiter including means for ranting said permission for one of said masters to communicate wirelessly with said slave if no other master currently has permission to communicate wirelessly with said slave.

2. The data processing system according to claim 1 , wherein each of said IC chips performs all input and output communication via said wireless communications input/output circuitry.

3. The data processing system according to claim 1 , further including a plurality of IC modules mounted on a single substrate, each of said IC modules including a respective one of said IC chips.

4. The data processing system according to claim 3 , wherein said plurality of IC modules are mounted on one surface or both surfaces of said single substrate, and said substrate contains only power supply and ground layers as wiring layers.

5 .The data processing system according to claim 1 , further including a plurality of IC modules, each of said IC modules mounted on separate substrates, respectively, each of said IC modules including a respective one of said IC chips.

6. The data processing system according to claim 1 , further including a plurality of IC modules installed in a single computer, each IC module including a respective one of said IC chips.

7. The data processing system according to claim 1 , wherein at least one of said IC chips includes wired communications input/output circuitry for performing wired input and output communication with selected ones of the other IC chips.

8. The data processing system according to claim 1 , wherein said IC chips use electromagnetic waves for said wireless communication.

9. The data processing system according to claim 1 , further including a plurality of IC modules accommodated in a common electromagnetic shield space, each of said IC modules including a respective one of said IC chips.

10. The data processing system according to claim 1 , wherein each of said IC chips include means for transmitting and receiving RF electromagnetic waves, infrared rays, and/or laser beams.

11. The data processing system according to claim 1 , further comprising a fifth, slave IC chip, and wherein said first and third IC chips communicate with each other using electromagnetic waves of one frequency, and concurrently said second and fifth IC chips communicate with each other using electromagnetic waves of a different frequency.

12. The data processing system according to claim 11 , wherein said arbiter includes means for assigning frequencies of electromagnetic waves used when said IC chips communicate with one another via their respective wireless communications input/output circuitry.

13. The data processing system according to claim 1 , wherein at least one of said IC chips includes an antenna connected to said wireless communications input/output circuitry.

14. The data processing system according to claim 13 , further including a substrate and a module having said at least one of said IC chips therein, said antenna being formed along a side edge of said IC chip, and said module being mounted on said substrate by a flip-chip BGA technique.

15. The data processing system according to claim 1 , further including a package having one of said IC chips therein and an antenna connected to said wireless communications input/output circuitry so as to protrude from said package in an exposed state.

16. The data processing system according to claim 1 , further including a module having at least one of said IC chips therein and including an antenna pad connected to the wireless communications input/output circuitry for said one IC chip, said system further including a substrate having an antenna standing upright and fixed to said substrate, said module including said one IC chip mounted on said substrate.

17. The data processing system according to claim 1 , wherein said plurality of IC chips include a program memory IC chip storing various programs and a program executing IC chip capable of rewriting said programs.

18. The data processing system according to claim 17 , wherein said program memory IC chip stores programs that can be read out for executing interface functions between a CPU and respective peripherals, and said program executing IC chip performs data input and output with said peripherals by wireless communications and loads said program for executing the interface function between the CPU and the peripheral from said program memory chip.

19. A data processing system comprising a plurality of IC chips with wireless communications capability, each of which includes wireless communications input/output structure for performing wireless data input and output and is allowed input and output data with one another via said wireless communications input/output structure; and wherein said plurality of IC chips with wireless communications capability include a plurality of masters, at least one slave, and an arbiter, and each of said masters makes an arbitration request to said arbiter for data communications with said slave prior to said data communications.

20. The data processing system according to claim 19 , wherein each of said masters is assigned with a unique frequency, and communicates with said arbiter by using an electromagnetic wave with said unique frequency.

21. The data processing system according to claim 20 , wherein a master-slave frequency is set, and each of said masters is allowed to communicate with a desired slave by using an electromagnetic wave with said master-slave frequency.

22. The data processing system according to claim 21 , wherein a plurality of different master-slave frequencies are set, and a plurality of master-slave pairs are allowed to communicate simultaneously by using electromagnetic waves with the respective master-slave frequencies.

23. The data processing system according to claim 21 , wherein said master-slave frequency is assigned as a master-unique frequency or a slave-unique frequency.

24. A data processing method comprising the steps of:

preparing a plurality of IC chips with wireless communications capability each including wireless communications input/output structure for performing data input and output; and

allowing said plurality of IC chips with wireless communications capability to input and output data with one another via said wireless communications input/output structure; and

wherein, upon performing said data input and output between said IC chips with wireless communications capability via said wireless communications input/output structure, said plurality of IC chips with wireless communications capability are classified into a plurality of masters, at least one slave, and an arbiter, and each of said masters makes an arbitration request to said arbiter for data communications with said slave prior to said communications.

Assignments (7)
RELEASE OF SECURITY INTEREST Recorded May 12, 2021
From: WILMINGTON TRUST, NATIONAL ASSOCIATION
To: GLOBALFOUNDRIES U.S. INC.
Reel/Frame 056987/0001 →
RELEASE OF SECURITY INTEREST Recorded Nov 20, 2020
From: WILMINGTON TRUST, NATIONAL ASSOCIATION
To: GLOBALFOUNDRIES INC.
Reel/Frame 054636/0001 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Nov 2, 2020
From: GLOBALFOUNDRIES INC.
To: GLOBALFOUNDRIES U.S. INC.
Reel/Frame 054633/0001 →
SECURITY AGREEMENT Recorded Nov 29, 2018
From: GLOBALFOUNDRIES INC.
To: WILMINGTON TRUST, NATIONAL ASSOCIATION
Reel/Frame 049490/0001 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Oct 5, 2015
From: GLOBALFOUNDRIES U.S. 2 LLC; GLOBALFOUNDRIES U.S. INC.
To: GLOBALFOUNDRIES INC.
Reel/Frame 036779/0001 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Sep 3, 2015
From: INTERNATIONAL BUSINESS MACHINES CORPORATION
To: GLOBALFOUNDRIES U.S. 2 LLC
Reel/Frame 036550/0001 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Sep 11, 2002
From: NOZAWA, TOHRU; KATO, YOSHIHARU
To: INTERNATIONAL BUSINESS MACHINES CORPORATION
Reel/Frame 013285/0968 →
Priority Claims (1)
JP 2001-279192 · Sep 14, 2001 · national
Continuity (1)
Related Publication 20030052176A1 · Mar 20, 2003