IP Library Granted Patent US 8,067,828
Granted Patent B2
US 8,067,828 · App. 12/046,369 · Granted Nov 29, 2011

System for solder ball inner stacking module connection

Assignee: Stats Chippac Ltd.
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 8,067,828
App. No.
12/046,369
Granted
Nov 29, 2011
Kind
B2
Abstract

An integrated circuit package-in-package system including: providing a substrate; mounting a structure over the substrate; supporting an inner stacking module cantilevered over the substrate by an electrical interconnect connected to the substrate, the electrical interconnect forming a gap between the inner stacking module and the structure controlled by the size of the electrical interconnect; and encapsulating the structure and inner stacking module with an encapsulation.

Claims (62)

1. A method for manufacturing an integrated circuit package-in-package system comprising:

providing a substrate;

mounting a structure over the substrate;

supporting an inner stacking module cantilevered over the substrate by an electrical interconnect connected to the substrate, the electrical interconnect forming a gap between the inner stacking module and the structure controlled by the size of the electrical interconnect;

mounting a chip over and along an edge of the inner stacking module;

electrically connecting bond wires between the chip and the substrate; and

encapsulating the structure and inner stacking module with an encapsulation.

2. The method as claimed in claim 1 further comprising:

filling the gap with under-fill.

3. The method as claimed in claim 1 wherein:

encapsulating includes filling the gap with the encapsulation.

4. The method as claimed in claim 1 wherein:

mounting a structure over the substrate includes attaching the structure to the substrate with a solder ball; and

further comprising:

filling between the structure and the substrate with under-fill.

5. The method as claimed in claim 1 wherein:

mounting a structure over the substrate includes attaching the structure to the substrate with a solder ball; and

encapsulating includes filling between the substrate and the structure with encapsulation.

6. A method for manufacturing an integrated circuit package-in-package system comprising:

providing a substrate;

mounting a structure over the substrate;

supporting an inner stacking module cantilevered over the substrate by groups of solder balls connected to the substrate under no more than two sides of the inner stacking module, the solder balls forming a gap between the inner stacking module and the structure controlled by varying the size of the solder ball;

mounting a chip over and along an edge of the inner stacking module;

electrically connecting bond wires between the chip and the substrate; and

encapsulating the structure and inner stacking module with an encapsulation.

7. The method as claimed in claim 6 wherein:

mounting the structure over the substrate includes mounting a wire bond chip over the substrate.

8. The method as claimed in claim 6 wherein:

mounting the structure over the substrate includes mounting a lower inner stacking module over the substrate.

9. The method as claimed in claim 6 wherein:

mounting the structure over the substrate includes mounting a flip-chip over the substrate.

10. The method as claimed in claim 6 wherein:

mounting the structure over the substrate includes mounting multiple wire bonded die over the substrate.

11. An integrated circuit package-in-package system comprising:

a substrate;

a structure mounted over the substrate;

an inner stacking module cantilevered over the substrate by an electrical interconnect connected to the substrate, where the electrical interconnect forms a gap between the inner stacking module and the structure controlled by the size of the electrical interconnect;

a chip mounted over and along an edge of the inner stacking module;

bond wires between the chip and the substrate; and

an encapsulation encapsulating the structure and inner stacking module.

12. The system as claimed in claim 11 wherein:

the gap filled with under-fill.

13. The system as claimed in claim 11 wherein:

the gap is filled with the encapsulation.

14. The system as claimed in claim 11 wherein:

the structure is attached to the substrate with a second solder ball; and

further comprising:

an underfill between the structure and the substrate.

15. The system as claimed in claim 11 wherein:

the structure is attached to the substrate with a second solder ball; and

the encapsulation is between the substrate and the structure.

16. The system as claimed in claim 11 wherein:

the electrical interconnect is a solder ball; and

the inner stacking module cantilevered over the structure by groups of solder balls connected to the substrate under no more than two sides of the inner stacking module.

17. The system as claimed in claim 16 wherein:

the structure mounted over the substrate is a wire bond chip .

18. The system as claimed in claim 16 wherein:

the structure mounted over the substrate is a lower inner stacking module.

19. The system as claimed in claim 16 wherein:

the structure mounted over the substrate is a flip-chip.

20. The system as claimed in claim 16 wherein:

The structure mounted over the substrate is a multiple wire bonded die.

Assignments (6)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Sep 3, 2025
From: STATS CHIPPAC PTE. LTD.
To: STATS CHIPPAC MANAGEMENT PTE. LTD.
Reel/Frame 072788/0917 →
CORRECTIVE ASSIGNMENT TO CORRECT THE THE ASSIGNEE'S NAME PREVIOUSLY RECORDED AT REEL: 038378 FRAME: 0272. ASSIGNOR(S) HEREBY CONFIRMS THE ASSIGNMENT. Recorded Aug 31, 2023
From: STATS CHIPPAC LTD.
To: STATS CHIPPAC PTE. LTD.
Reel/Frame 065236/0730 →
RELEASE OF SECURITY INTEREST Recorded Jun 9, 2020
From: CITICORP INTERNATIONAL LIMITED, AS COMMON SECURITY AGENT
To: STATS CHIPPAC, INC.; STATS CHIPPAC PTE. LTD. FORMERLY KNOWN AS STATS CHIPPAC LTD.
Reel/Frame 052879/0852 →
CHANGE OF NAME Recorded Apr 7, 2016
From: STATS CHIPPAC LTD.
To: STATS CHIPPAC PTE. LTE.
Reel/Frame 038378/0272 →
SECURITY INTEREST Recorded Aug 6, 2015
From: STATS CHIPPAC, INC.; STATS CHIPPAC LTD.
To: CITICORP INTERNATIONAL LIMITED, AS COMMON SECURITY AGENT
Reel/Frame 036288/0748 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Mar 11, 2008
From: KO, CHAN HOON; PARK, SOO-SAN
To: STATS CHIPPAC LTD.
Reel/Frame 020634/0139 →
Continuity (1)
Related Publication 20090230532A1 · Sep 17, 2009