IP Library Granted Patent US 8,089,143
Granted Patent B2
US 8,089,143 · App. 11/162,635 · Granted Jan 3, 2012

Integrated circuit package system using interposer

Assignee: Stats Chippac Ltd.
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 8,089,143
App. No.
11/162,635
Granted
Jan 3, 2012
Kind
B2
Abstract

An integrated circuit package system is provided in which an interposer of predetermined thickness including a central cavity is formed. Additionally, one or more contacts are formed around the central cavity on the interposer. The interposer is employed for connecting first and second packages.

Claims (44)

1. A method of manufacture of an integrated circuit package system comprising:

forming an interposer of predetermined thickness to include a central cavity;

forming one or more contacts around the central cavity on the interposer, the contacts including solder balls in a solder resist on opposing sides of the interposer; and

employing the interposer for connecting a top and a bottom package.

2. The method of claim 1 further comprising: forming the interposer substantially the same size as a bottom substrate of the bottom package; and forming the central cavity large enough to contain a mold portion of the bottom package.

3. The method of claim 1 further comprising:

forming the interposer to allow for various chip thickness configurations, chip stacking configurations, or multiple vertical packages by stacking the interposer between each package.

4. The method of claim 1 further comprising:

forming an epoxy mold compound selected from the group consisting of normal and fine filler sizes around an integrated circuit chip.

5. The method of claim 1 further comprising:

forming electrical connections between one or more pads on an integrated circuit and one or more terminals on a substrate by wirebonding.

6. A method of manufacture of an integrated circuit package system comprising:

forming a bottom package with a mold portion;

forming an interposer over the bottom package with a central cavity and one or more contacts for electrically interconnecting the bottom package and a top package through the interposer, the contacts including solder balls in a solder resist on opposing sides of the interposer; and

forming the top package over the interposer.

7. The method of claim 6 further comprising: forming the interposer substantially the same size as the bottom package; and forming the central cavity large enough to contain the mold portion of the bottom package.

8. The method of claim 6 further comprising:

forming the interposer to allow for various chip thickness configurations, chip stacking configurations, or multiple vertical packages by stacking the interposer between each package.

9. The method of claim 6 further comprising:

forming one or more of the contacts to include organic solderability preservatives or solder on pad.

10. The method of claim 6 further comprising:

forming electrical connections between one or more pads and one or more terminals by wirebonding.

11. An integrated circuit package system comprising:

an interposer with a central cavity and predetermined thickness for connecting a bottom and a top package; and

one or more contacts formed around the cavity, the contacts including solder balls in a solder resist on opposing sides of the interposer.

12. The system of claim 11 further comprising: the bottom package having a bottom substrate and a mold portion; and wherein: the interposer is substantially the same size as the bottom substrate; and the central cavity is large enough to contain the mold portion of the bottom package.

13. The system of claim 11 further comprising:

two or more of the interposer to provide various chip thickness configurations, chip stacking configurations, or multiple vertical stacked package configurations.

14. The system of claim 11 further comprising:

one or more epoxy mold compounds selected from the group consisting of normal and fine filler sizes on at least one side of the interposer.

15. The system of claim 11 further comprising:

electrical connections wirebonded between one or more pads on an integrated circuit and one or more terminals on a substrate.

16. An integrated circuit package system comprising:

a bottom package with a mold portion;

a top package; and

an interposer with a central cavity between the bottom package and the top package, the interposer electrically interconnecting the bottom package and the top package by one or more contacts around the central cavity and connected through the interposer, the contacts including solder balls in a solder resist on opposing sides of the interposer.

17. The system of claim 16 wherein: the interposer is substantially the same size as a bottom substrate; and the central cavity is large enough to contain the mold portion of the bottom substrate.

18. The system of claim 16 further comprising:

a plurality of packages; and

a plurality of the interposer for providing various chip thickness configurations, chip stacking configurations, or multiple vertical packages by stacking the interposer between each of the plurality of packages.

19. The system of claim 16 further comprising:

one or more epoxy mold compounds selected from the group consisting of normal and fine filler sizes on the interposer.

20. The system of claim 16 wherein:

the one or more contacts on the interposer include organic solderability preservatives or solder on pad.

Assignments (6)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Sep 3, 2025
From: STATS CHIPPAC PTE. LTD.
To: STATS CHIPPAC MANAGEMENT PTE. LTD.
Reel/Frame 072788/0917 →
CORRECTIVE ASSIGNMENT TO CORRECT THE THE ASSIGNEE'S NAME PREVIOUSLY RECORDED AT REEL: 038378 FRAME: 0272. ASSIGNOR(S) HEREBY CONFIRMS THE ASSIGNMENT. Recorded Aug 31, 2023
From: STATS CHIPPAC LTD.
To: STATS CHIPPAC PTE. LTD.
Reel/Frame 065236/0730 →
RELEASE OF SECURITY INTEREST Recorded Jun 9, 2020
From: CITICORP INTERNATIONAL LIMITED, AS COMMON SECURITY AGENT
To: STATS CHIPPAC, INC.; STATS CHIPPAC PTE. LTD. FORMERLY KNOWN AS STATS CHIPPAC LTD.
Reel/Frame 052879/0852 →
CHANGE OF NAME Recorded Apr 7, 2016
From: STATS CHIPPAC LTD.
To: STATS CHIPPAC PTE. LTE.
Reel/Frame 038378/0272 →
SECURITY INTEREST Recorded Aug 6, 2015
From: STATS CHIPPAC, INC.; STATS CHIPPAC LTD.
To: CITICORP INTERNATIONAL LIMITED, AS COMMON SECURITY AGENT
Reel/Frame 036288/0748 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Sep 16, 2005
From: LEE, MYUNG KIL
To: STATS CHIPPAC LTD.
Reel/Frame 016548/0061 →
Continuity (2)
Provisional Application 60652218 · Feb 10, 2005
Related Publication 20060175695A1 · Aug 10, 2006