IP Library Granted Patent US 8,716,091
Granted Patent B2
US 8,716,091 · App. 12/750,342 · Granted May 6, 2014

Structure for self-aligned silicide contacts to an upside-down FET by epitaxial source and drain

Inventors: Guy Cohen (Mohegan Lake, NY); David James Frank (Yorktown Heights, NY); Isaac Lauer (White Plains, NY)
Assignee: International Business Machines Corporation
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 8,716,091
App. No.
12/750,342
Granted
May 6, 2014
Kind
B2
Abstract

A method for fabricating an upside-down p-FET includes: fully etching source and drain regions in a donor substrate by etching a silicon-on-insulator layer through buried oxide and partially etching the silicon substrate; refilling a bottom and sidewall surfaces of the etched source and drain regions with epitaxial silicide/germanide to form e-SiGe source and drain regions; capping the source and drain regions with self-aligning silicide/germanide; providing a silicide layer formed over the gate conductor line; providing a first stress liner over the gate and the e-SiGe source and drain regions; depositing a planarized dielectric over the self-aligning silicide/germanide; inverting the donor substrate; bonding the donor substrate to a host wafer; and selectively exposing the buried oxide and the e-SiGe source and drain regions by removing the donor wafer.

Claims (20)

1. A method for fabricating an upside-down p-FET on a donor substrate as part of an integrated circuit device, said method comprising:

providing the donor substrate comprising a silicon substrate, a buried oxide, and a single-crystal silicon-on-insulator layer;

forming a gate over a channel region in the donor substrate, said gate comprising a thin gate dielectric layer over the silicon-on-insulator layer and a gate conductor line over said thin gate dielectric layer;

providing spacers adjoining the gate conductor line;

fully etching a plurality of source and drain regions in the donor substrate by:

etching the silicon-on-insulator layer through the buried oxide and partially etching the silicon substrate; and

forming a trench with crystal plane sidewalls;

forming self-terminating e-SiGe source and drain regions by refilling the trench with epitaxial SiGe, wherein said e-SiGe source and drain regions are self-terminating to prevent excess film growth, such that a surface of said e-SiGe source and drain regions is left non-reactive at exposure;

capping the e-SiGe source and drain regions with self-aligning silicide/germanide;

providing a first stress liner deposited over the gate and the e-SiGe source and drain regions;

depositing a planarized dielectric over the first stress liner;

inverting the donor substrate;

bonding the donor substrate to a host wafer; and

selectively exposing the buried oxide and the e-SiGe source and drain regions by removing the donor substrate.

2. The method of claim 1 , further comprising inducing compressive strain in the channel by applying a second stress liner over the exposed buried oxide and the e-SiGe source and drain regions.

3. The method of claim 1 wherein depositing the planarizing dielectric comprises allowing a low-k dielectric to form over the e-SiGe source and drain regions.

4. The method of claim 1 further comprising: forming self-aligning silicide/germanide on exposed sidewalls of the e-SiGe source and drain regions after selectively exposing said e-SiGe source and drain regions.

5. The method of claim 4 , wherein forming the self-aligning silicide/germanide on the exposed sidewalls of the e-SiGe source and drain regions comprises:

depositing a blanket metal over the buried oxide and the e-SiGe source and drain regions; reacting said metal to form silicide/germanide; and

etching unreacted metal from the buried oxide.

Assignments (7)
RELEASE OF SECURITY INTEREST Recorded May 12, 2021
From: WILMINGTON TRUST, NATIONAL ASSOCIATION
To: GLOBALFOUNDRIES U.S. INC.
Reel/Frame 056987/0001 →
RELEASE OF SECURITY INTEREST Recorded Nov 20, 2020
From: WILMINGTON TRUST, NATIONAL ASSOCIATION
To: GLOBALFOUNDRIES INC.
Reel/Frame 054636/0001 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Nov 2, 2020
From: GLOBALFOUNDRIES INC.
To: GLOBALFOUNDRIES U.S. INC.
Reel/Frame 054633/0001 →
SECURITY AGREEMENT Recorded Nov 29, 2018
From: GLOBALFOUNDRIES INC.
To: WILMINGTON TRUST, NATIONAL ASSOCIATION
Reel/Frame 049490/0001 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Oct 5, 2015
From: GLOBALFOUNDRIES U.S. 2 LLC; GLOBALFOUNDRIES U.S. INC.
To: GLOBALFOUNDRIES INC.
Reel/Frame 036779/0001 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Sep 3, 2015
From: INTERNATIONAL BUSINESS MACHINES CORPORATION
To: GLOBALFOUNDRIES U.S. 2 LLC
Reel/Frame 036550/0001 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Apr 1, 2010
From: COHEN, GUY M; FRANK, DAVID J; LAUER, ISAAC
To: INTERNATIONAL BUSINESS MACHINES CORPORATION
Reel/Frame 024174/0679 →
Continuity (1)
Related Publication 20110241073A1 · Oct 6, 2011