IP Library Granted Patent US 8,803,299
Granted Patent B2
US 8,803,299 · App. 11/307,904 · Granted Aug 12, 2014

Stacked integrated circuit package system

Inventor: You Yang Ong (Singapore, SG)
Assignee: STATS ChipPAC Ltd.
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 8,803,299
App. No.
11/307,904
Granted
Aug 12, 2014
Kind
B2
Abstract

A stacked integrated circuit package system is provided forming a lead and a die paddle from a lead frame, forming a first integrated circuit die having an interconnect provided thereon, placing a second integrated circuit die over the first integrated circuit die and the die paddle, connecting the second integrated circuit die and the lead, and encapsulating the first integrated circuit die and the second integrated circuit die with a portion of the lead and the interconnect exposed.

Claims (84)

1. A method or manufacturing a stacked integrated circuit package system comprising:

forming a lead and a die paddle from a lead frame;

forming a first integrated circuit die having an interconnect provided thereon;

placing a second integrated circuit die over the first integrated circuit die and the die paddle;

connecting the second integrated circuit die and the lead; and

molding an encapsulation on the first integrated circuit die and the second integrated circuit die with a portion of the lead and the interconnect exposed from a bottom of the encapsulation for further connection.

2. The method as claimed in claim 1 further comprising mounting the first integrated circuit die on a paddle bottom of the die paddle.

3. The method as claimed in claim 1 wherein forming the lead and the die paddle includes forming a center cavity in the die paddle.

4. The method as claimed in claim 1 further comprising:

attaching a heat slug on a non-active side of the second integrated circuit die; and

encapsulating the heat slug with a slug top surface of the heat slug exposed.

5. The method as claimed in claim 1 wherein:

forming the lead and the die paddle comprises:

forming a center cavity in the die paddle; and further comprising:

attaching a heat slug on a non-active side of the second integrated circuit die, and

encapsulating the heat slug with a slug top surface of the heat slug exposed.

6. A method of manufacturing a stacked integrated circuit package system comprising:

forming a lead and a die paddle from a lead frame;

forming a first integrated circuit die having a first interconnect provided on an active side;

placing a second integrated circuit die over the first integrated circuit die having the active side down and the die paddle;

connecting a second interconnect between the second integrated circuit die and the lead; and

molding an encansulation on the first integrated circuit die and the second integrated circuit die with a portion of the lead and the first interconnect exposed from a bottom of the encapsulation for further connection.

7. The method as claimed in claim 6 wherein connecting the second interconnect between the second integrated circuit die and the lead includes connecting a bond wire between the second integrated circuit die and the lead.

8. The method as claimed in claim 6 wherein:

forming the lead and the die paddle comprises:

forming a center cavity in the die paddle; and

connecting the second interconnect between the second integrated circuit die and the lead comprises:

connecting a bond wire between the second integrated circuit die and the lead.

9. The method as claimed in claim 6 wherein:

connecting the second interconnect between the second integrated circuit die and the lead comprises:

connecting a bond wire between the second integrated circuit die and the lead;

and further comprising:

attaching a heat slug on a non-active side of the second integrated circuit die, and

encapsulating the heat slug with a slug top surface of the heat slug exposed.

10. The method as claimed in claim 6 wherein:

forming the lead and the die paddle comprises:

forming a center cavity in the die paddle;

connecting the second interconnect between the second integrated circuit die and the lead comprises:

connecting a bond wire between the second integrated circuit die and the lead;

and further comprising:

attaching a heat slug on the second integrated circuit die, and

encapsulating the heat slug with a slug top surface of the heat slug exposed.

11. A stacked integrated circuit package system comprising:

a lead;

a die paddle adjacent to the lead;

a first integrated circuit die having an interconnect provided thereon;

a second integrated circuit die over the first integrated circuit die and the die paddle;

the second integrated circuit die connected to the lead; and

an encapsulation to cover the first integrated circuit die and the second integrated circuit die with a portion of the lead and the interconnect exposed from a bottom of the encapsulation.

12. The system as claimed in claim 11 further comprising the first integrated circuit die on a paddle bottom of the die paddle.

13. The system as claimed in claim 11 wherein the die paddle adjacent to the lead includes a center cavity in the die paddle.

14. The system as claimed in claim 11 further comprising:

a heat slug on a non-active side of the second integrated circuit die; and

the encapsulation to cover the heat slug with a slug top surface of the heat slug exposed.

15. The system as claimed in claim 11 wherein:

the die paddle adjacent to the lead comprises:

forming a center cavity in the die paddle; and further comprising:

a heat slug on a non-active side of the second integrated circuit die, and

the encapsulation to cover the heat slug with a slug top surface of the heat slug exposed.

16. The system as claimed in claim 11 wherein:

the lead has an inner lead;

the die paddle adjacent to the lead has an adhesive thereon;

the first integrated circuit die having the first interconnect provided on an active side has a solder interconnect;

the second integrated circuit die over the first integrated circuit die with the active side down and the die paddle has a second interconnect;

the second integrated circuit die connected to the lead with the second interconnect; and

the encapsulation is a cover of the first integrated circuit die and the second integrated circuit die with the portion of the lead and the first interconnect exposed from the bottom of the encapsulation includes the encapsulation covers the second interconnect.

17. The system as claimed in claim 16 wherein the second interconnect is a bond wire between the second integrated circuit die and the lead.

18. The system as claimed in claim 16 wherein:

the die paddle adjacent to the lead comprises:

a center cavity in the die paddle; and

the second interconnect further comprises:

a bond wire between the second integrated circuit die and the lead.

19. The system as claimed in claim 16 wherein:

the second interconnect comprises:

a bond wire between the second integrated circuit die and the lead; and further comprising:

a heat slug on a non-active side of the second integrated circuit die, and

the encapsulation to cover the heat slug with a slug top surface of the heat slug exposed.

20. The system as claimed in claim 16 wherein:

the die paddle adjacent to the lead comprises:

a center cavity in the die paddle;

the second interconnect comprises:

a bond wire between the second integrated circuit die and the lead; and further comprising:

a heat slug on the second integrated circuit die, and

the encapsulation to cover the heat slug with a slug top surface of the heat slug exposed.

Assignments (5)
CORRECTIVE ASSIGNMENT TO CORRECT THE CORRECT THE SPELLING OF ASSIGNEE'S NAME FROM "STATS CHIPPAC PTE. LTE." TO "STATS CHIPPAC PTE. LTD." PREVIOUSLY RECORDED AT REEL: 038378 FRAME: 0208. ASSIGNOR(S) HEREBY CONFIRMS THE ASSIGNMENT. Recorded Sep 1, 2023
From: STATS CHIPPAC LTD.
To: STATS CHIPPAC PTE. LTD.
Reel/Frame 064803/0387 →
RELEASE OF SECURITY INTEREST Recorded Jun 4, 2020
From: CITICORP INTERNATIONAL LIMITED, AS COMMON SECURITY AGENT
To: STATS CHIPPAC, INC.; STATS CHIPPAC PTE. LTD. FORMERLY KNOWN AS STATS CHIPPAC LTD.
Reel/Frame 052844/0491 →
CHANGE OF NAME Recorded Apr 7, 2016
From: STATS CHIPPAC LTD.
To: STATS CHIPPAC PTE. LTE.
Reel/Frame 038378/0208 →
SECURITY INTEREST Recorded Aug 6, 2015
From: STATS CHIPPAC, INC.; STATS CHIPPAC LTD.
To: CITICORP INTERNATIONAL LIMITED, AS COMMON SECURITY AGENT
Reel/Frame 036288/0748 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Feb 27, 2006
From: ONG, YOU YANG
To: STATS CHIPPAC LTD.
Reel/Frame 017222/0648 →
Continuity (1)
Related Publication 20070200248A1 · Aug 30, 2007