IP Library Granted Patent US 9,773,766
Granted Patent B2
US 9,773,766 · App. 14/422,152 · Granted Sep 26, 2017

Semiconductor device including independent film layer for embedding and/or spacing semiconductor die

Inventors: Ning Ye (San Jose, CA); Chin-Tien Chiu (Taichung, TW); Suresh Upadhyayula (San Jose, CA); Peng Fu (Kunshan, CN); Zhong Lu (Shanghai, CN); Cheeman Yu (Fremont, CA); Yuang Zhang (Shanghai, CN); Li Wang (Shanghai, CN); Pradeep Kumar Rai (Shanghai, CN); Weili Wang (Shanghai, CN); Enyong Tai (Shanghai, CN); King Hoo Ong (Shanghai, CN); Kim Lee Bock (Shanghai, CN)
Assignees: SanDisk Information Technology (Shanghai) Co., Ltd.; SanDisk Semiconductor (Shanghai) Co. Ltd.
H01L25/18H01L23/145H01L23/5389H01L24/27H01L24/32H01L24/49H01L24/743H01L24/83H01L24/92H01L25/00H01L25/165H01L25/50H01L23/3128H01L23/3135H01L24/29H01L24/48H01L24/73H01L24/85H01L2224/05554H01L2224/2732H01L2224/27318H01L2224/27848H01L2224/2919H01L2224/32145H01L2224/32225H01L2224/32265H01L2224/48091H01L2224/48225H01L2224/48227H01L2224/48228H01L2224/49175H01L2224/49433H01L2224/73265H01L2224/8385H01L2224/83191H01L2224/83855H01L2224/83856H01L2224/83986H01L2224/85986H01L2224/92247H01L2225/06562H01L2924/00014H01L2924/0665H01L2924/1205H01L2924/1206H01L2924/1207H01L2924/12042H01L2924/143H01L2924/1438H01L2924/15311H01L2924/181H01L2924/19103H01L2924/19105
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 9,773,766
App. No.
14/422,152
Granted
Sep 26, 2017
Kind
B2
Abstract

A semiconductor package including a plurality of stacked semiconductor die, and methods of forming the semiconductor package, are disclosed. In order to ease wirebonding requirements on the controller die, the controller die may be mounted directly to the substrate in a flip chip arrangement requiring no wire bonds or footprint outside of the controller die. Thereafter, a spacer layer may be affixed to the substrate around the controller die to provide a level surface on which to mount one or more flash memory die. The spacer layer may be provided in a variety of different configurations.

Claims (37)

1. A semiconductor device, comprising:

a substrate;

a controller die surface mounted to the substrate;

a film layer formed on the substrate, the film layer lying next to the controller die on the substrate, on one or more sides of the controller die; and

at least one semiconductor die including a semiconductor die having a die attach adhesive affixing the semiconductor die to the film layer.

2. The semiconductor device of claim 1 , wherein the at least one semiconductor die comprises at least one memory die.

3. The semiconductor device of claim 1 , further comprising wire bonds electrically coupling the electronic component to the substrate, the wire bonds embedded in the film layer.

4. The semiconductor device of claim 1 , wherein the semiconductor device is a flash memory package.

5. The semiconductor device of claim 1 , wherein the film layer is a B-stageable epoxy.

6. The semiconductor device of claim 1 , wherein the film layer is an A-stageable epoxy.

7. A semiconductor device, comprising:

a substrate;

an electronic component surface mounted to the substrate;

a B-stageable epoxy film layer formed on the substrate, the film layer spaced from the electronic component on the substrate; and

at least one semiconductor die including a semiconductor die having a die attach adhesive affixing the semiconductor die to the film layer.

8. The semiconductor device of claim 7 , wherein the film layer is formed on the substrate in a shape and position matching a shape and position the semiconductor die on the substrate.

9. The semiconductor device of claim 7 , wherein the electronic component is one of a controller die and a passive component.

10. A semiconductor device, comprising:

a substrate;

a first semiconductor die surface mounted to the substrate, the first semiconductor die being a controller die;

a film layer formed on the substrate, the first semiconductor die being at least partially embedded within the film layer; and

at least one second semiconductor die including a semiconductor die affixed directly to the film layer.

11. The semiconductor device of claim 10 , wherein the film layer is a B-stageable epoxy.

12. The semiconductor device of claim 10 , wherein the film layer is an A-stageable epoxy.

13. The semiconductor device of claim 10 , wherein the film layer is formed on the substrate in a shape and position matching a shape and position the semiconductor die on the substrate.

14. A semiconductor device, comprising:

a substrate;

an electronic component surface mounted to the substrate;

a film layer formed on the substrate, the film layer lying next to the electronic component on the substrate, on one or more sides of the electronic component;

wire bonds electrically coupling the electronic component to the substrate, the wire bonds embedded in the film layer; and

at least one semiconductor die including a semiconductor die having a die attach adhesive affixing the semiconductor die to the film layer.

15. The semiconductor device of claim 14 , wherein the electronic component is a controller die.

16. The semiconductor device of claim 14 , wherein the electronic component is a passive component.

17. The semiconductor device of claim 14 , wherein the at least one semiconductor die comprises at least one memory die.

18. The semiconductor device of claim 14 , wherein the semiconductor device is a flash memory package.

19. The semiconductor device of claim 14 , wherein the film layer is a B-stageable epoxy.

20. The semiconductor device of claim 14 , wherein the film layer is an A-stageable epoxy.

Assignments (6)
SECURITY AGREEMENT Recorded Apr 25, 2025
From: SANDISK TECHNOLOGIES, INC.
To: JPMORGAN CHASE BANK, N.A., AS COLLATERAL AGENT
Reel/Frame 071050/0001 →
PARTIAL RELEASE OF SECURITY INTERESTS Recorded Apr 25, 2025
From: JPMORGAN CHASE BANK, N.A., AS AGENT
To: SANDISK TECHNOLOGIES, INC.
Reel/Frame 071382/0001 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Dec 31, 2024
From: SANDISK TECHNOLOGIES LLC
To: SANDISK TECHNOLOGIES, INC.
Reel/Frame 069796/0423 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jan 10, 2024
From: SANDISK INFORMATION TECHNOLOGY (SHANGHAI) CO. LTD.; SANDISK SEMICONDUCTOR (SHANGHAI) CO. LTD.
To: SANDISK TECHNOLOGIES LLC
Reel/Frame 066087/0345 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jul 21, 2017
From: CHIU, CHIN-TIEN; FU, PENG; LU, ZHONG; TAI, ENYONG
To: SANDISK INFORMATION TECHNOLOGY (SHANGHAI) CO., LTD.
Reel/Frame 043066/0249 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jul 21, 2017
From: YE, NING; UPADHYAYULA, SURESH; YU, CHEEMAN; ZHANG, YUANG; WANG, LI; RAI, PRADEEP KUMAR; WANG, WEILI; ONG, KING HOO; BOCK, KIM LEE
To: SANDISK SEMICONDUCTOR (SHANGHAI) CO., LTD.
Reel/Frame 043066/0352 →
Continuity (1)
Related Publication 20150221624A1 · Aug 6, 2015