IP Library Granted Patent US 9,818,639
Granted Patent B2
US 9,818,639 · App. 15/469,730 · Granted Nov 14, 2017

Semiconductor device and manufacturing method thereof

Inventors: Junji Noguchi (Palo Alto, CA); Takayuki Oshima (Ome, JP); Noriko Miura (Itami, JP); Kensuke Ishikawa (Ome, JP); Tomio Iwasaki (Tsukuba, JP); Kiyomi Katsuyama (Iruma, JP); Tatsuyuki Saito (Ome, JP); Tsuyoshi Tamaru (Hachioji, JP); Hizuru Yamaguchi (Akisima, JP)
Assignee: Renesas Electronics Corporation
H01L21/76811H01L21/76813H01L21/76832H01L21/76834H01L21/76846H01L21/76849H01L21/76883H01L23/528H01L23/5226H01L23/53228H01L23/53238H01L23/53295
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 9,818,639
App. No.
15/469,730
Granted
Nov 14, 2017
Kind
B2
Abstract

The reliability of wirings, each of which includes a main conductive film containing copper as a primary component, is improved. On an insulating film including the upper surface of a wiring serving as a lower layer wiring, an insulating film formed of a silicon carbonitride film having excellent barrier properties to copper is formed; on the insulating film, an insulating film formed of a silicon carbide film having excellent adhesiveness to a low dielectric constant material film is formed; on the insulating film, an insulating film formed of a low dielectric constant material as an interlayer insulating film is formed; and thereafter a wiring as an upper layer wiring is formed.

Claims (21)

1. A method for manufacturing a semiconductor integrated circuit device comprising steps of:

(a) forming a first insulating film over a semiconductor substrate;

(b) forming a first wiring trench in the first insulating film;

(c) filling a first metal film in the first wiring trench;

(d) forming a second insulating film over the first metal film and the first insulating film;

(e) forming a third insulating film over the second insulating film;

(f) forming a contact hole in the third and second insulating films;

(g) forming a second wiring trench formed in the third insulating film; and

(h) filling a second metal film in the second wiring trench and the contact hole as one combined unit, such that the second metal film is connected to the first metal film,

wherein the first and second metal films include copper as a primary component,

wherein each of the first and third insulating films has a greater thickness than the second insulating film, has a lower dielectric constant than a dielectric constant of a silicon oxide film and is comprised of a material including silicon, oxygen and carbon,

wherein the second insulating film is formed of a different material from the third insulating films and is comprised of a material including silicon, nitrogen and carbon, and

wherein a nitrogen concentration in the second insulating film disposed near the first metal film is larger than a nitrogen concentration in the second insulating film disposed near the third insulating film.

2. A method for manufacturing a semiconductor integrated circuit device according to claim 1 , further comprising a step of:

(i) between the steps (b) and (c), forming a first conductive barrier film over a side surface and a bottom surface of the first wiring trench,

wherein the first conductive barrier film is formed between the first metal film and the first insulating film and is formed of a different material form the first metal film.

3. A method for manufacturing a semiconductor integrated circuit device according to claim 2 , further comprising a step of:

(j) between the steps (c) and (d), performing a plasma treatment to an upper surface of the first metal film.

4. A method for manufacturing a semiconductor integrated circuit device according to claim 3 , further comprising a step of:

(k) between the steps (g) and (h), forming a second conductive barrier film over a side surface and a bottom surface of the second wiring trench and a side surface and a bottom surface of the contact hole,

wherein the second conductive barrier film is formed between the second metal film and the third insulating film, between the second metal film and the first metal film, and is formed of a different material than the second metal film.

Assignments (1)
CHANGE OF ADDRESS Recorded Dec 7, 2017
From: RENESAS ELECTRONICS CORPORATION
To: RENESAS ELECTRONICS CORPORATION
Reel/Frame 044742/0288 →
Priority Claims (1)
JP 2003-083348 · Mar 25, 2003 · national
Continuity (10)
Continuation 15272553 · Sep 22, 2016
Continuation 14702507 · May 1, 2015
Continuation 14320049 · Jun 30, 2014
Continuation 14095817 · Dec 3, 2013
Continuation 13862268 · Apr 12, 2013
Continuation 13243882 · Sep 23, 2011
Division 12489006 · Jun 22, 2009
Division 11449814 · Jun 9, 2006
Continuation 10807222 · Mar 24, 2004
Related Publication 20170200637A1 · Jul 13, 2017