IP Library › Granted Patent US 10,731,273
Granted Patent B2
US 10,731,273 · App. 16/436,501 · Granted Aug 4, 2020

Source material for electronic device applications

Inventors: John Mark Meldrim (Boise, ID); Yushi Hu (Boise, ID); Yongjun Jeff Hu (Boise, ID); Everett Allen McTeer (Eagle, ID)
Assignee: Micron Technology, Inc.
C30B29/38C30B23/02C30B25/02H01L21/2257H01L27/1157H01L27/11524H01L27/11556H01L27/11582H01L29/7926
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 10,731,273
App. No.
16/436,501
Filed
Jun 10, 2019
Granted
Aug 4, 2020
Kind
B2
Examiner
LEE, EUGENE
Art Unit
2815
USPC
257/314
Abstract

Various embodiments include methods and apparatuses comprising methods for formation of and apparatuses including a source material for electronic devices. One such apparatus includes a vertical string of memory cells comprising a plurality of alternating levels of conductor and dielectric material, a semiconductor material extending through the plurality of alternating levels of conductor material and dielectric material, and a source material coupled to the semiconductor material. The source material includes a titanium nitride layer and a source polysilicon layer in direct contact with the titanium nitride layer. Other methods and apparatuses are disclosed.

Claims (28)

1. An apparatus, comprising:

multiple levels of alternating conductor material and dielectric material, with memory cells formed at least partially within the alternating levels of conductor material;

semiconductor material extending vertically through the multiple alternating levels of conductor material and dielectric material and adjacent vertically spaced memory cells to provide a channel for vertically adjacent memory cells, forming a vertical string of memory cells;

a source including a titanium nitride material, and source polysilicon having a first side coupled directly to the semiconductor channel material, and having a second side opposite the first side that is directly coupled to the titanium nitride material.

2. The apparatus of claim 1 , wherein the titanium nitride material has a resistivity in the range of about 60 μOhm-cm to about 100 μOhm-cm.

3. The apparatus of claim 1 , wherein the titanium nitride material has a resistivity in the range of about 85 μOhm-cm to about 100 μOhm-cm.

4. The apparatus of claim 1 , wherein the titanium nitride material has a thickness range from about 100 Å to about 2000 Å.

5. The apparatus of claim 1 , wherein the source polysilicon material has a thickness range from about 100 Å to about 2000 Å.

6. The apparatus of claim 1 , wherein the titanium nitride material has a surface roughness range of about 0.4 nm to about 0.6 nm when measured at a spatial bandwidth of about 0.5 μm −1 to about 38.0 μm −1 .

7. The apparatus of claim 1 , wherein the titanium nitride material has a titanium-to-nitrogen ratio of approximately one-to-one.

8. The apparatus of claim 1 , wherein the titanium nitride material has a substantially cubic titanium nitride crystal structure with a {220} orientation.

9. The apparatus of claim 1 , wherein the titanium nitride material has a substantially cubic titanium nitride crystal structure with a {200} orientation.

10. The apparatus of claim 1 , wherein the titanium nitride material is a barrier for dopant migration from the source polysilicon.

11. A memory structure, comprising:

titanium nitride source material;

source polysilicon material extending above the titanium nitride source material, the source polysilicon material having a first side directly coupled to the titanium nitride source material, and having a second side opposite the first side; and

multiple strings of memory cells over the second side of the source polysilicon material, the string of memory cells having a semiconductor material forming a channel for the string of memory cells, the semiconductor channel material formed directly on the second side of the source polysilicon material.

12. The memory structure of claim 11 , wherein the titanium nitride material acts as a barrier for dopant migration from the source polysilicon material.

13. The memory structure of claim 11 , wherein the titanium nitride source material has a surface roughness range of about 0.4 nm to about 0.6 nm when measured at a spatial bandwidth of about 0.5 μm −1 to about 38.0 μm −1 .

14. The memory structure claim 11 , wherein the titanium nitride source material has a titanium-to-nitrogen ratio of approximately one-to-one.

15. The memory structure of claim 11 , wherein the titanium nitride source material has a substantially cubic titanium nitride crystal structure with a {220} orientation.

16. The memory structure of claim 11 , wherein the titanium nitride source material has a substantially cubic titanium nitride crystal structure with a {200} orientation.

17. The memory structure of claim 11 , wherein the source polysilicon material provides a dopant reservoir for the semiconductor channel material.

18. A memory device, comprising:

multiple levels of alternating conductor material and dielectric material extending above a source, with memory cells formed at least partially within the alternating levels of conductor material;

semiconductor material extending vertically through the multiple alternating levels of conductor material and dielectric material and adjacent vertically spaced memory cells to provide a channel for vertically adjacent memory cells, forming a vertical string of memory cells;

the source including a titanium nitride material and source polysilicon material, the source polysilicon material extending above the titanium nitride material and having a first side directly coupled to the titanium nitride material, the source polysilicon material having a second side opposite the first side and directly contacting the semiconductor channel material.

19. The memory device of claim 18 , wherein the source polysilicon is configured to serve as a dopant reservoir for the semiconductor channel material.

Continuity (3)
Division 14989097 · Jan 6, 2016
Provisional Application 62101138 · Jan 8, 2015
Related Publication 20190360120A1 · Nov 28, 2019
Cited By (2)
US 12,672,315 US 12,720,808