IP Library › Granted Patent US 11,262,924
Granted Patent B2
US 11,262,924 · App. 16/729,702 · Granted Mar 1, 2022

Automatic memory overclocking

Inventors: William R. Alverson (Austin, TX); Amitabh Mehra (Fort Collins, CO); Anil Harwani (Austin, TX); Jerry A. Ahrens (Austin, TX); Grant E. Ley (Austin, TX); Jayesh Joshi (Austin, TX)
Assignee: ADVANCED MICRO DEVICES, INC.
G06F3/0632G06F3/0604G06F3/0673G11C29/10
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 11,262,924
App. No.
16/729,702
Granted
Mar 1, 2022
Kind
B2
Abstract

Automatic memory overclocking, including: increasing a memory frequency setting for a memory module until a memory stability test fails; determining an overclocked memory frequency setting including a highest memory frequency setting passing the memory stability test; and generating a profile including the overclocked memory frequency setting.

Claims (37)

1. A method of automatic memory overclocking, the method comprising:

increasing a memory frequency setting for a memory module until a memory stability test fails;

determining an overclocked memory frequency setting comprising a highest memory frequency setting passing the memory stability test;

determining one or more overclocked memory timing settings comprising one or more memory timing settings corresponding to the overclocked memory frequency setting; and

generating a profile comprising the overclocked memory frequency setting and the one or more overclocked memory timing settings.

2. The method of claim 1 , wherein the one or more memory timing settings comprise one or more of: a Column Access Strobe (CAS) latency, a Row Address Strobe (RAS) to Column Address Strobe (CAS) Delay (Write), a Row Address Strobe (RAS) to Column Address Strobe (CAS) Delay (Read), a Row Precharge Time, and/or a Row Active Time.

3. The method of claim 1 , further comprising:

determining one or more subtiming settings based on the overclocked memory frequency setting and the one or more overclocked memory timing settings; and

wherein generating the profile comprises including the one or more subtiming settings in the profile.

4. The method of claim 3 , wherein the one or more subtiming settings are based on one or more rules applied to the overclocked memory frequency setting and/or the one or more memory timing settings.

5. The method of claim 1 , further comprising storing the profile in a storage location.

6. The method of claim 5 , further comprising:

loading the profile from the storage location; and

applying the profile to the memory module.

7. An apparatus for automatic memory overclocking, the apparatus configured to:

increase a memory frequency setting for a memory module until a memory stability test fails;

determine an overclocked memory frequency setting comprising a highest memory frequency setting passing the memory stability test;

determine one or more overclocked memory timing settings comprising one or more memory timing settings corresponding to the overclocked memory frequency setting; and

generate a profile comprising the overclocked memory frequency setting and the one or more overclocked memory timing settings.

8. The apparatus of claim 7 , wherein the one or more memory timing settings comprise one or more of: a Column Access Strobe (CAS) latency, a Row Address Strobe (RAS) to Column Address Strobe (CAS) Delay (Write), a Row Address Strobe (RAS) to Column Address Strobe (CAS) Delay (Read), a Row Precharge Time, and/or a Row Active Time.

9. The apparatus of claim 7 , further configured to: determine one or more subtiming settings based on the overclocked memory frequency setting and the one or more overclocked memory timing settings; and wherein generating the profile comprises including the one or more subtiming settings in the profile.

10. The apparatus of claim 9 , wherein the one or more subtiming settings are based on one or more rules applied to the overclocked memory frequency setting and/or the one or more memory timing settings.

11. The apparatus of claim 7 , further configured to store the profile in a storage location.

12. The apparatus of claim 11 , further configured to:

load the profile from the storage location; and

apply the profile to the memory module.

13. A computer program product disposed upon a non-transitory computer readable medium, the computer program product comprising computer program instructions for automatic memory overclocking that, when executed, cause a computer to perform steps comprising:

increasing a memory frequency setting for a memory module until a memory stability test fails;

determining an overclocked memory frequency setting comprising a highest memory frequency setting passing the memory stability test;

determining one or more overclocked memory timing settings comprising one or more memory timing settings corresponding to the overclocked memory frequency setting; and

generating a profile comprising the overclocked memory frequency setting and the one or more overclocked memory timing settings.

14. The computer program product of claim 13 , wherein the one or more memory timing settings comprise one or more of: a Column Access Strobe (CAS) latency, a Row Address Strobe (RAS) to Column Address Strobe (CAS) Delay (Write), a Row Address Strobe (RAS) to Column Address Strobe (CAS) Delay (Read), a Row Precharge Time, and/or a Row Active Time.

15. The computer program product of claim 13 , wherein the steps further comprise:

determining one or more subtiming settings based on the overclocked memory frequency setting and the one or more overclocked memory timing settings; and

wherein generating the profile comprises including the one or more subtiming settings in the profile.

16. The computer program product of claim 15 , wherein the one or more subtiming settings are based on one or more rules applied to the overclocked memory frequency setting and/or the one or more memory timing settings.

17. The computer program product of claim 13 , wherein the steps further comprise storing the profile in a storage location.

Assignments (1)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Mar 18, 2020
From: ALVERSON, WILLIAM R.; MEHRA, AMITABH; HARWANI, ANIL; AHRENS, JERRY A.; LEY, GRANT E.; JOSHI, JAYESH
To: ADVANCED MICRO DEVICES, INC.
Reel/Frame 052154/0004 →
Continuity (1)
Related Publication 20210200456A1 · Jul 1, 2021
Cited By (8)
US 12,242,325 US 12,379,843 US 12,399,621 US 12,399,846 US 12,429,932 US 12,474,855 US 12,487,765 US 12,608,037