IP Library › Granted Patent US 12,193,160
Granted Patent B2
US 12,193,160 · App. 17/196,645 · Granted Jan 7, 2025

Printed circuit board

Inventors: Jung Hyun Cho (Suwon-si, KR); Jin Won Lee (Suwon-si, KR); Byung Kuk Kang (Suwon-si, KR); Chang Soo Woo (Suwon-si, KR)
Assignee: SAMSUNG ELECTRO-MECHANICS CO., LTD.
H05K1/165H01F27/24H01F27/2804H01F27/306H05K1/0298H05K1/115
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 12,193,160
App. No.
17/196,645
Granted
Jan 7, 2025
Kind
B2
Abstract

A printed circuit board includes: a core substrate including a plurality of core layers; a plurality of magnetic members embedded in each of the plurality of core layers; a first coil pattern disposed on the core substrate; and a second coil pattern disposed below the core substrate.

Claims (54)

1. A printed circuit board comprising:

a core substrate including a plurality of core layers with a cavity disposed therein and first and second core insulating layers respectively extending on and below the plurality of core layers to cover the cavity;

a plurality of magnetic members embedded in the cavity;

a first coil pattern disposed on the first core insulating layer of the core substrate; and

a second coil pattern disposed below the second core insulating layer the core substrate.

2. The printed circuit board of claim 1 , further comprising:

build-up layers disposed on the first core insulating layer and below the second core insulating layer of the core substrate, respectively.

3. The printed circuit board of claim 2 , wherein the plurality of magnetic members are disposed in the cavity.

4. The printed circuit board of claim 3 , wherein a plurality of cavities are disposed in each of the plurality of core layers,

the plurality of magnetic members include at least one of first and second magnetic members,

the first magnetic member includes a magnetic element, and

the second magnetic member includes a base layer and a magnetic layer disposed on the base layer.

5. The printed circuit board of claim 4 , further comprising a through via penetrating through the core substrate,

wherein the build-up layers include a plurality of insulating layers and a plurality of wiring layers disposed on the plurality of insulating layers.

6. The printed circuit board of claim 5 , wherein the core substrate further includes a third core insulating layer disposed between the plurality of core layers, and

at least some of the plurality of magnetic members are disposed on one surface and the other surface of the third core insulating layer.

7. The printed circuit board of claim 5 , wherein

at least some of the plurality of magnetic members are in contact with the first core insulating layer and the second core insulating layer.

8. The printed circuit board of claim 5 , wherein the first and second coil patterns include first and second connection pads, respectively, each of the first and second connection pads being disposed at one or both ends of the respective coil patterns.

9. The printed circuit board of claim 5 , further comprising a connection via connecting respective innermost ends of the first and second coil patterns to each other.

10. The printed circuit board of claim 9 , wherein the connection via penetrates through the magnetic members.

11. The printed circuit board of claim 5 , wherein each of the first and second coil patterns has a plurality of layers stacked in a thickness direction.

12. The printed circuit board of claim 5 , further comprising an electronic component disposed on one of the build-up layers disposed on the one surface and the other surface of the core substrate,

wherein the magnetic layer is disposed on one of one surface and the other surface of the base layer that is closer to the electronic component.

13. The printed circuit board of claim 4 , wherein the base layer includes a wafer containing silicon (Si), and

the magnetic layer contains a cobalt-tantalum-zirconium alloy.

14. The printed circuit board of claim 1 , wherein the first and second coil patterns include a plurality of first and second connection parts spaced apart from each other, respectively, and a plurality of connection vias connecting the plurality of first and second connection parts to each other; and

the plurality of connection vias are disposed to surround the plurality of magnetic members on at least one side thereof.

15. The printed circuit board of claim 14 , further comprising:

a first connection pad connected to an end of each of at least some of the plurality of first connection parts;

a second connection pad disposed adjacent to a side surface of each of at least one of the plurality of second connection parts; and

a pad connection via penetrating through the core substrate to connect the first and second connection pads to each other.

16. The printed circuit board of claim 1 , wherein the plurality of magnetic members are spaced apart from at least one of the first coil pattern and the second coil pattern.

17. A printed circuit board comprising:

a core substrate having a cavity;

a plurality of magnetic members embedded in the cavity;

a first coil pattern disposed on the core substrate and extending from a region of an upper side of the core substrate outside the cavity overlapping the cavity; and

a second coil pattern disposed below the core substrate and extending from a region of a lower side of the core substrate outside the cavity to a region of the lower side of the core substrate overlapping the cavity,

wherein the plurality of magnetic members include first and second magnetic members having structures different from each other,

the first magnetic member includes a magnetic element, and

the second magnetic member includes a base layer and a magnetic layer attached to the base layer.

18. The printed circuit board of claim 17 , further comprising a connection via connecting respective innermost ends of the first and second coil patterns to each other.

19. The printed circuit board of claim 18 , wherein the connection via penetrates through one of more magnetic members among the plurality magnetic members.

20. The printed circuit board of claim 17 , wherein the plurality of magnetic members are spaced apart from at least one of the first coil pattern and the second coil pattern.

21. A printed circuit board comprising:

a core substrate including a core insulating layer, and first and second core layers disposed on opposing sides of the core insulating layer, respectively;

a first coil pattern disposed on the first core layer;

a second coil pattern disposed below the second core layer;

a first magnetic member disposed in a first cavity of the first core layer and between the first coil pattern and the core insulating layer; and

a second magnetic member disposed in a second cavity of the second core layer and between the second coil pattern and the core insulating layer,

wherein the first coil pattern is disposed on the core substrate and extends from a region of an upper side of the core substrate outside the first cavity to a region of the upper side of the core substrate overlapping the first cavity; and

the second coil pattern is disposed below the core substrate and extends from a region of a lower side of the core substrate outside the second cavity to a region of the lower side of the core substrate overlapping the second cavity.

22. The printed circuit board of claim 21 , further comprising build-up layers disposed on the first coil pattern or the second coil pattern.

23. The printed circuit board of claim 21 , wherein the first and second magnetic members are spaced apart from at least one of the first coil pattern and the second coil pattern.

Assignments (1)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Mar 9, 2021
From: CHO, JUNG HYUN; LEE, JIN WON; KANG, BYUNG KUK; WOO, CHANG SOO
To: SAMSUNG ELECTRO-MECHANICS CO., LTD.
Reel/Frame 055540/0534 →
Priority Claims (1)
KR 10-2020-0155770 · Nov 19, 2020 · national
Continuity (1)
Related Publication 20220159839A1 · May 19, 2022
References Cited (18)
US 10290414B2 · Yun et al. · 2019 [cited by applicant]
US 10842021B1 · Song et al. · 2020 [cited by applicant]
US 11763975B2 · Kodama · 2023 [cited by examiner]
US 20090294161A1 · Yoshimura · 2009 [cited by examiner]
US 20140118976A1 · Yoshikawa · 2014 [cited by examiner]
US 20140353022A1 · Morita · 2014 [cited by examiner]
US 20170231094A1 · Blackshear et al. · 2017 [cited by applicant]
US 20180308612A1 · Park et al. · 2018 [cited by applicant]
US 20180342342A1 · Taniguchi · 2018 [cited by examiner]
US 20180374803A1 · Aoki et al. · 2018 [cited by applicant]
US 20210195748A1 · Kawai · 2021 [cited by examiner]
US 20210298178A1 · Kawai · 2021 [cited by examiner]
JP 2017143254A · 2017 [cited by applicant]
JP 2017157793 · 2017 [cited by examiner]
JP 20199320A · 2019 [cited by applicant]
KR 1020170045113A · 2017 [cited by applicant]
KR 1020210073162A · 2021 [cited by applicant]
Office Action issued in corresponding Korean Patent Application No. 10-2020-0155770 dated Nov. 21, 2024, with English translation. [cited by applicant]