IP Library › Granted Patent US 12,206,000
Granted Patent B2
US 12,206,000 · App. 18/416,764 · Granted Jan 21, 2025

High electron mobility transistor and method for forming the same

Inventors: Chih-Tung Yeh (Taoyuan, TW); Chun-Liang Hou (Hsinchu County, TW); Wen-Jung Liao (Hsinchu, TW); Chun-Ming Chang (Kaohsiung, TW); Yi-Shan Hsu (Taipei, TW); Ruey-Chyr Lee (Taichung, TW)
Assignee: UNITED MICROELECTRONICS CORP.
H01L29/4175H01L29/66462H01L29/7786H01L29/0684H01L29/2003H01L29/205H01L29/401
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 12,206,000
App. No.
18/416,764
Granted
Jan 21, 2025
Kind
B2
Abstract

A method for forming a high electron mobility transistor is disclosed. A mesa structure having a channel layer and a barrier layer is formed on a substrate. The mesa structure has two first edges extending along a first direction and two second edges extending along a second direction. A passivation layer is formed on the substrate and the mesa structure. A first opening and a plurality of second openings connected to a bottom surface of the first opening are formed and through the passivation layer, the barrier layer and a portion of the channel layer. In a top view, the first opening exposes the two first edges of the mesa structure without exposing the two second edges of the mesa structure. A metal layer is formed in the first opening and the second openings thereby forming a contact structure.

Claims (17)

1. A method for forming a high electron mobility transistor,

comprising:

providing a substrate;

forming a mesa structure on the substrate, wherein the mesa structure comprises a channel layer, a barrier layer disposed on the channel layer, two opposite first edges extending along a first direction, and two opposite second edges extending along a second direction, the first direction and the second direction are perpendicular;

forming a passivation layer covering the substrate and the mesa structure;

forming at least a first opening, wherein the first opening penetrates through the passivation layer and exposes the barrier layer, and in a top view, the first opening exposes the two opposite first edges of the mesa structure without exposing the two opposite second edges of the mesa structure;

forming a plurality of second openings, wherein the plurality of second openings are connected to a bottom surface of the first opening and penetrate through the barrier layer and a portion of the channel layer; and

forming a metal layer in the first opening and the plurality of second openings thereby forming a contact structure on the mesa structure; and

forming a gate structure on the mesa structure, wherein in the top view, the gate structure is at a side of the contact structure along the first direction, and extends lengthwise along the second direction.

2. The method for forming a high electron mobility transistor according to claim 1 , wherein a bottom surface of the first opening is flush with an upper surface of the barrier layer.

3. The method for forming a high electron mobility transistor according to claim 1 , wherein the first opening extends into part of the barrier layer.

4. The method for forming a high electron mobility transistor according to claim 1 , wherein the plurality of second openings are arranged along the first direction and the second direction to form an array in the top view.

5. The method for forming a high electron mobility transistor according to claim 1 , wherein in the top view, the gate structure overlaps the two opposite first edges of the mesa structure.

6. The method for forming a high electron mobility transistor according to claim 1 , wherein the step of forming the gate structure comprises:

forming a semiconductor gate layer on the barrier layer of the mesa structure, wherein in the top view, two ends of the semiconductor gate layer are flush with the two opposite first edges of the mesa structure;

covering the semiconductor gate layer with the passivation layer;

forming a gate metal layer through the passivation layer to contact a top surface of the semiconductor gate layer, wherein in the top view, the gate metal layer overlaps the two opposite first edges of the mesa structure.

Priority Claims (1)
CN 202010799660.6 · Aug 11, 2020 · national
Continuity (3)
Division 18199359 · May 18, 2023
Continuation 17029075 · Sep 23, 2020
Related Publication 20240162313A1 · May 16, 2024
References Cited (30)
US 7601993B2 · Hoshi · 2009 [cited by applicant]
US 8242539B2 · Ohmaki · 2012 [cited by applicant]
US 8415737B2 · Brar · 2013 [cited by applicant]
US 8486587B2 · Tsai · 2013 [cited by applicant]
US 9275933B2 · Kuo · 2016 [cited by applicant]
US 9425301B2 · Chiu · 2016 [cited by applicant]
US 9748139B1 · Liou · 2017 [cited by applicant]
US 9761791B2 · Shiu · 2017 [cited by applicant]
US 10090465B2 · Hsu · 2018 [cited by applicant]
US 11695049B2 · Yeh · 2023 [cited by applicant]
US 20070132037A1 · Hoshi · 2007 [cited by applicant]
US 20120156836A1 · Shealy · 2012 [cited by applicant]
US 20120280281A1 · Bahl · 2012 [cited by applicant]
US 20140306235A1 · Decoutere · 2014 [cited by applicant]
US 20150014699A1 · Motonobu · 2015 [cited by applicant]
US 20150318387A1 · Chiu · 2015 [cited by applicant]
US 20160071939A1 · Matsushita · 2016 [cited by applicant]
US 20160141404A1 · Tsai · 2016 [cited by applicant]
US 20190296137A1 · Yamada · 2019 [cited by applicant]
US 20200091302A1 · Akiyama · 2020 [cited by applicant]
US 20210043724A1 · Wu · 2021 [cited by examiner]
US 20210234012A1 · Ono · 2021 [cited by examiner]
CN 1983628A · 2007 [cited by applicant]
CN 104282746A · 2015 [cited by applicant]
CN 105047707A · 2015 [cited by applicant]
JP 2009239144A · 2009 [cited by applicant]
Liu, “A Review of The METAL-GaN Contact Technology”, Solid-State Electronics vol. 42, Issue 5, pp. 677-691, May 6, 1998. [cited by applicant]
Lin, “Achieving sub-1 Ohm-mm Non-Recess S/D Contact Resistance in GaN HEMTs Utilizing Simple CMOS Compatible La/Ti/Al/Ti Metal Contacts”, arXiv preprint arXiv:1902.00227, Feb. 1, 2019. [cited by applicant]
Zhang, “Mechanism of Ti/Al/Ti/W Au-free ohmic contacts to AlGaN/GaN heterostructures via pre-ohmic recess etching and low temperature annealing”, Appl. Phys. Lett. 107, 262109 (2015), Dec. 30, 2015. [cited by applicant]
Greco, “Ohmic Contacts to Gallium Nitride materials”, Applied Surface Science vol. 383, pp. 324-345, Oct. 15, 2016. [cited by applicant]