IP Library › Granted Patent US 12,226,822
Granted Patent B2
US 12,226,822 · App. 18/448,311 · Granted Feb 18, 2025

Additive manufacturing process of 3D electronic substrate

Inventors: Steven O. Dunford (Missouri City, TX); Mark Kostinovsky (Houston, TX)
Assignee: SCHLUMBERGER TECHNOLOGY CORPORATION
B22F10/25B22F3/1035B22F10/28B33Y10/00H05K3/4664B22F1/09B22F12/58B22F2302/45H05K3/1241
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 12,226,822
App. No.
18/448,311
Granted
Feb 18, 2025
Kind
B2
Abstract

A method of forming electronic substrates and assemblies is provided. The method includes forming a first layer, including co-depositing a first material and a second material, where the first material and the second material are co-deposited as powders, binders, slurries, inks, or combinations thereof, and at least partially sintering or curing the first layer of co-deposited materials. Further, the method includes forming a second layer, including co-depositing the first material and the second material, and at least partially sintering or curing the second layer of co-deposited materials. Additionally, the method includes retrieving a solid electronic substrate wherein the sintered or cured first material of the first layer forms the solid electronic substrate and the sintered or cured second material of the first layer forms a feature in or on the solid electronic substrate.

Claims (25)

1. A method of forming a solid electronic substrate, the method comprising:

forming a first layer, wherein forming the first layer comprises co-depositing an electrically insulative first material and an electrically conductive second material, wherein the electrically insulative first material and the electrically conductive second material are co-deposited as powders, binders, slurries, inks, or combinations thereof to form the first layer, and wherein at least one of the electrically insulative first material or the electrically conductive second material comprises a powder that is deposited and then subjected to compaction;

at least partially sintering or curing the first layer of co-deposited materials;

forming a second layer, wherein forming the second layer comprises co-depositing the electrically insulative first material and the electrically conductive second material, wherein the electrically insulative first material and the electrically conductive second material of the second layer are co-deposited as powders, binders, slurries, inks, or combinations thereof to form the second layer, and wherein the second layer is co-deposited on top of and contiguous with the at least partially sintered or cured first layer of co-deposited materials;

at least partially sintering or curing the second layer of co-deposited materials; and

retrieving a solid electronic substrate, wherein the sintered or cured electrically insulative first material of the first layer forms the solid electronic substrate, and the sintered or cured electrically conductive second material of the first layer forms a feature in or on the solid electronic substrate, and wherein the solid electronic substrate includes at least one feature positioned on at least three sides of the solid electronic substrate.

2. The method of claim 1 , wherein the electrically conductive second material includes one of metal particles, an oxide, a boride, a phosphide, a carbide, and a metal-organic compound that increases a catalytic activity of the solid electronic substrate.

3. The method of claim 1 , wherein the electrically conductive second material includes metal particles of one of ruthenium, rhodium, palladium, rhenium, platinum, osmium, iridium, gold, and silver.

4. The method of claim 1 , wherein the electrically conductive second material includes an oxide of one of ruthenium (IV) oxide, rhodium (III) oxide, palladium (II) oxide, rhenium (VI) oxide, and platinum (IV) oxide.

5. The method of claim 1 , wherein the electrically conductive second material includes a metal-organic compound including one of ruthenium, rhodium, palladium, rhenium, platinum, osmium, iridium, gold, and silver.

6. The method of claim 1 , wherein forming the first layer further comprises:

co-depositing a third material with the electrically insulative first material and the electrically conductive second material, wherein the electrically insulative first material, the electrically conductive second material, and the third material of the first layer are co-deposited as powders, binders, slurries, inks, or combinations thereof to form the first layer, and wherein the third material is one of metal particles, an oxide, a boride, a phosphide, a carbide, and a metal-organic compound that increases a catalytic activity of the solid electronic substrate.

7. The method of claim 6 , wherein forming the second layer further comprises:

co-depositing the third material with the electrically insulative first material and the electrically conductive second material, wherein the electrically insulative first material, the electrically conductive second material, and the third material of the second layer are co-deposited as powders, binders, slurries, inks, or combinations thereof to form the second layer.

8. The method of claim 6 , wherein the third material includes the metal particles of one of ruthenium, rhodium, palladium, rhenium, platinum, osmium, iridium, gold, and silver.

9. The method of claim 6 , wherein the third material includes the oxide of one of ruthenium (IV) oxide, rhodium (III) oxide, palladium (II) oxide, rhenium (VI) oxide, and platinum (IV) oxide.

10. The method of claim 6 , wherein the third material includes the metal-organic compound including one of ruthenium, rhodium, palladium, rhenium, platinum, osmium, iridium, gold, and silver.

11. The method of claim 6 , wherein the electrically insulative first material, the electrically conductive second material, and the third material of the first layer include a mixture of at least three powders, binders, slurries, or inks having different melting points, and wherein the at least partially sintering includes transient liquid-phase sintering.

12. The method of claim 1 , wherein the method further comprises completing the sintering or curing process for at least the first layer and the second layer.

13. The method of claim 1 , wherein the solid electronic substrate is in the shape of a regular polygon, an irregular polygon, or a cylinder.

14. The method of claim 1 , wherein the electrically conductive second material of the first layer is a conductive material that, when sintered, forms a signal trace in or on the solid electronic substrate, a twisted wire pair, coaxial cable, or other wire.

15. The method of claim 1 , wherein the electrically conductive second material of the first layer, when sintered, forms a thermal sensor in or on the solid electronic substrate, an antenna in or on the solid electronic substrate, a contact pad in or on the solid electronic substrate, or a via within the solid electronic substrate.

16. The method of claim 1 , wherein the electrically insulative first material of the first layer is a ceramic material.

17. A method comprising:

deploying the solid electronic substrate formed in accordance with claim 1 in a downhole well.

Assignments (1)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded May 15, 2024
From: DUNFORD, STEVEN O.; KOSTINOVSKY, MARK
To: SCHLUMBERGER TECHNOLOGY CORPORATION
Reel/Frame 067418/0396 →
Continuity (2)
Continuation In Part 16156750 · Oct 10, 2018
Related Publication 20230381863A1 · Nov 30, 2023
References Cited (48)
US 4544611A · Rellick · 1985 [cited by examiner]
US 4720914A · Maeda · 1988 [cited by examiner]
US 4775439A · Seeger, Jr. · 1988 [cited by examiner]
US 5072520A · Nelson · 1991 [cited by applicant]
US 5108553A · Foster · 1992 [cited by applicant]
US 5358825A · James · 1994 [cited by applicant]
US 5721007A · Lynch · 1998 [cited by applicant]
US 5849355A · McHenry · 1998 [cited by applicant]
US 6020048A · Oka · 2000 [cited by examiner]
US 6035527A · Tamm · 2000 [cited by applicant]
US 6515218B1 · Shimizu · 2003 [cited by applicant]
US 6556754B2 · Simmons · 2003 [cited by applicant]
US 6850684B2 · Simmons · 2005 [cited by applicant]
US 8546717B2 · Stecker · 2013 [cited by applicant]
US 8598523B2 · Stecker · 2013 [cited by applicant]
US 8809780B2 · Wollenhaupt · 2014 [cited by applicant]
US 8961167B2 · Swanson · 2015 [cited by applicant]
US 9126365B1 · Mark · 2015 [cited by applicant]
US 9149988B2 · Mark · 2015 [cited by applicant]
US 9156205B2 · Mark · 2015 [cited by applicant]
US 10600739B1 · Herrault · 2020 [cited by applicant]
US 20030038372A1 · Sasaki · 2003 [cited by applicant]
US 20050215689A1 · Garbar · 2005 [cited by examiner]
US 20060119669A1 · Sharma · 2006 [cited by examiner]
US 20080224937A1 · Kimura · 2008 [cited by applicant]
US 20110124299A1 · Koujima · 2011 [cited by applicant]
US 20160057853A1 · Zacharko · 2016 [cited by examiner]
US 20160157341A1 · Lee · 2016 [cited by applicant]
US 20160165721A1 · Kwon · 2016 [cited by applicant]
US 20160198576A1 · Lewis · 2016 [cited by applicant]
US 20190299518A1 · Armiento · 2019 [cited by applicant]
US 20200120813A1 · Dunford et al. · 2020 [cited by applicant]
US 20200256742A1 · Beckman · 2020 [cited by applicant]
US 20200315035A1 · Shabtai · 2020 [cited by applicant]
JP 2014086398A · 2014 [cited by examiner]
JP 2014120678A · 2014 [cited by applicant]
KR 1020160129522A · 2016 [cited by applicant]
Hunziker et al, “High Performance Base Materials Made by Powder Coating Technology,” 2008 3rd International Microsystems, Packaging, Assembly & Circuits Technology Conference, Taipei, Taiwan, 2008, pp. 344-347. (Year: 2… [cited by examiner]
Deloitte, 2017, 3D Opportunity for Electronics, Additive Manufacturing Powers up, Deloitte University Press, A Deloitte series on additive manufacturing (20 pages). [cited by applicant]
Rahman et al., 2015, Aerosol based direct-write micro-additive fabrication method for sub-mm 3D metal-dielectric structures, Journal of Micromechanics and Microengineering, 25 (2015) (8 pages). [cited by applicant]
Office Action issued in U.S. Appl. No. 16/156,750 dated Oct. 5, 2021, 10 pages. [cited by applicant]
Office Action issued in U.S. Appl. No. 16/156,750 dated Mar. 31, 2022, 11 pages. [cited by applicant]
Hori, S. et al., “Fabrication of Oxide Thermoelectric Module Consisting of Multi-Layered Thick Films”, 2006 25th International Conference on Thermoelectrics, 2006, pp. 480-483. [cited by applicant]
Office Action issued in U.S. Appl. No. 16/156,750 dated Jul. 18, 2022, 9 pages. [cited by applicant]
Office Action issued in U.S. Appl. No. 17/459,230 dated Nov. 25, 2022, 10 pages. [cited by applicant]
International Search Report and Written Opinion of PCT Application PCT/US2022/041047 dated Dec. 1, 2022, 11 pages. [cited by applicant]
Office Action issued in U.S. Appl. No. 16/156,750 dated Mar. 16, 2023, 12 pages. [cited by applicant]
Phenomena in Cross Section of Plated Through Holes, (2010) downloaded on May 4, 2023 from link, http://www.ipc.org/toc/plated-thru-hole-poster-DEMO.pdf (1 page). [cited by applicant]