IP Library › Granted Patent US 12,243,941
Granted Patent B2
US 12,243,941 · App. 17/386,711 · Granted Mar 4, 2025

Conformal oxidation for gate all around nanosheet I/O device

Inventors: Myungsun Kim (Pleasanton, CA); Michael Stolfi (Clifton Park, NY); Benjamin Colombeau (San Jose, CA); Andy Lo (Saratoga, CA)
Assignee: Applied Materials, Inc.
H01L29/7851H01L21/02164H01L21/02236H01L21/02252H01L21/02301H01L21/823431H01L29/0673H01L29/157H01L29/1604H01L29/42392H01L29/78696H01L29/66545H01L2029/7858
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 12,243,941
App. No.
17/386,711
Granted
Mar 4, 2025
Kind
B2
Abstract

Horizontal gate-all-around devices and methods of manufacturing the same are described. The hGAA devices comprise an oxidize layer on a semiconductor material between source regions and drain regions of the device. The method includes radical plasma oxidation (RPO) of semiconductor material layers between source regions and drain regions of an electronic device.

Claims (24)

1. A method of forming a semiconductor device, comprising:

selectively etching a superlattice structure comprising a plurality of first layers and a corresponding plurality of second layers alternatingly arranged in a plurality of stacked pairs to remove each of the second layers to form a plurality of voids in the superlattice structure, the plurality of first layers extending between a source region and a drain region, and each of the plurality of first layers separated by a silicon oxide (SiOx) inner spacer;

pre-cleaning the plurality of first layers and silicon oxide (SiOx) inner spacer to remove native oxide and/or residues; and

conformally forming an oxide layer on the plurality of first layers and converting the silicon oxide (SiOx) inner spacer to a low-k dielectric inner spacer by radical plasma oxidation (RPO) of the plurality of first layers and the silicon oxide (SiOx) inner spacer, the radical plasma oxidation occurring at a temperature in a range of from about 700° C. to about 900° C. in an atmosphere of hydrogen (H 2 ) gas and oxygen (O 2 ) gas at ambient pressure,

wherein the method is performed in a processing chamber without breaking vacuum.

2. The method of claim 1 , further comprising forming the source region adjacent a first end of the superlattice structure and the drain region adjacent a second opposing end of the superlattice structure.

3. The method of claim 1 , further comprising forming the superlattice structure on a top surface of a substrate.

4. The method of claim 1 , wherein semiconductor device comprises a horizontal gate-all-around device.

5. The method of claim 1 , wherein the first layers comprise silicon (Si) and the second layers comprise silicon germanium (SiGe).

6. The method of claim 5 , wherein selectively etching the superlattice structure comprises etching the silicon germanium (SiGe) first layers and leaving the silicon (Si) second layers.

7. The method of claim 5 , wherein the oxide layer comprises silicon oxide (SiO x ).

8. The method of claim 1 , wherein a thickness of the first layers and the second layers are each about 3 nm to about 20 nm.

9. The method of claim 1 , further comprising:

forming a high-k dielectric layer on the oxide layer; and

forming a conductive layer on the high k dielectric layer.

10. The method of claim 9 , wherein the high-k dielectric comprises hafnium oxide and the conductive layer comprises one or more of titanium nitride (TiN), tungsten (W), cobalt (Co), and aluminum (Al).

11. A non-transitory computer readable medium, having instructions stored thereon which, when executed, cause a method of forming a semiconductor device, the method comprising:

selectively etch a superlattice structure comprising a plurality of first layers and a corresponding plurality of second layers alternatingly arranged in a plurality of stacked pairs to remove each of the second layers to form a plurality of voids in the superlattice structure, and the plurality of first layers extending between a source region and a drain region, and each of the plurality of first layers separated by a silicon oxide (SiOx) inner spacer;

pre-clean the plurality of first layers and the silicon oxide (SiOx) inner spacer to remove native oxide and/or residues; and

conformally form an oxide layer on the plurality of first layers and convert the silicon oxide (SiOx) inner spacer to a low-k dielectric inner spacer using radical plasma oxidation of the plurality of first layers and the silicon oxide (SiOx) inner spacer, the radical plasma oxidation occurring at a temperature in a range of from about 700° C. to about 900° C. in an atmosphere of hydrogen (H 2 ) gas and oxygen (O 2 ) gas at ambient pressure,

wherein the oxide layer has an oxide layer thickness and the first layer has a first layer thickness and the ratio of the oxide layer thickness to the first layer thickness is about 3:1, and

wherein the method is performed in a processing chamber without breaking vacuum.

12. The method of claim 1 , wherein the oxide layer has an oxide layer thickness and the first layer has a first layer thickness and the ratio of the oxide layer thickness to the first layer thickness is 3:1.

13. The non-transitory computer readable medium of claim 11 , wherein the oxide layer has an oxide layer thickness and the first layer has a first layer thickness and the ratio of the oxide layer thickness to the first layer thickness is 3:1.

Assignments (1)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Aug 3, 2021
From: KIM, MYUNGSUN; STOLFI, MICHAEL; COLOMBEAU, BENJAMIN; LO, ANDY
To: APPLIED MATERIALS, INC.
Reel/Frame 057063/0370 →
Continuity (2)
Provisional Application 63060087 · Aug 2, 2020
Related Publication 20220037529A1 · Feb 3, 2022
References Cited (32)
US 6914299B2 · Wu · 2005 [cited by applicant]
US 8207044B2 · Mani et al. · 2012 [cited by applicant]
US 10332881B1 · Badaroglu et al. · 2019 [cited by applicant]
US 20050250338A1 · Ohmi et al. · 2005 [cited by applicant]
US 20090029564A1 · Yamashita et al. · 2009 [cited by applicant]
US 20090239364A1 · Nishita et al. · 2009 [cited by applicant]
US 20140183633A1 · Chen · 2014 [cited by examiner]
US 20160111495A1 · Brand · 2016 [cited by examiner]
US 20170018462A1 · Suk et al. · 2017 [cited by applicant]
US 20170229553A1 · Basker et al. · 2017 [cited by applicant]
US 20170278865A1 · Ching et al. · 2017 [cited by applicant]
US 20180156749A1 · Rozeau et al. · 2018 [cited by applicant]
US 20180240871A1 · Cheng et al. · 2018 [cited by applicant]
US 20190115438A1 · Ching et al. · 2019 [cited by applicant]
US 20190371650A1 · Sun · 2019 [cited by examiner]
US 20190378906A1 · Loubet · 2019 [cited by examiner]
US 20190393097A1 · Tapily · 2019 [cited by examiner]
US 20200035818A1 · Cea et al. · 2020 [cited by applicant]
US 20200091149A1 · Lee · 2020 [cited by examiner]
US 20200135587A1 · Cheng et al. · 2020 [cited by applicant]
US 20200152493A1 · Colombeau et al. · 2020 [cited by applicant]
US 20200168715A1 · Wu et al. · 2020 [cited by applicant]
US 20200335346A1 · Ouyang · 2020 [cited by examiner]
JP 2006310736A · 2006 [cited by applicant]
KR 100630764B1 · 2006 [cited by applicant]
KR 20190111964A · 2019 [cited by applicant]
WO 9833362A1 · 1998 [cited by applicant]
WO 2006129643A1 · 2006 [cited by applicant]
WO 2013112702A1 · 2013 [cited by applicant]
PCT International Search Report and Written Opinion in PCT/US2021/043820 dated Nov. 19, 2021, 11 pages. [cited by applicant]
Hellings, G. , et al., “Si/SiGe superlattice I/O finFETs in a vertically-stacked Gate-All-Around horizontal Nanowire Technology”, 2018 Symposium on VLSI Technology Digest of Technical Papers, downloaded May 27, 2021 fro… [cited by applicant]
Joo, Sangrae , et al., “Study of Silicon Oxidation in a Remote Plasma-Enhanced Rapid Thermal Processor”, Journal of the Korean Physical Society, vol. 51, No. 4, Oct. 2007, pp. 1337-1343. [cited by applicant]