IP Library Granted Patent US 12,249,630
Granted Patent B2
US 12,249,630 · App. 18/526,516 · Granted Mar 11, 2025

Method for manufacturing a grid

Inventors: Adolf Schoner (Hässelby, SE); Sergey Reshanov (Upplands-Väsby, SE); Nicolas Thierry-Jebali (Stockholm, SE); Hossein Elahipanah (Sollentuna, SE)
Assignee: II-VI DELAWARE, INC.
H01L29/402H01L21/02529H01L21/02634H01L21/046H01L21/26513H01L21/28537H01L21/30625H01L21/3065H01L21/324H01L29/401
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 12,249,630
App. No.
18/526,516
Granted
Mar 11, 2025
Kind
B2
Abstract

A grid is manufactured with a combination of ion implant and epitaxy growth. The grid structure is made in a SiC semiconductor material with the steps of a) providing a substrate comprising a doped semiconductor SiC material, said substrate comprising a first layer (n 1 ), b) by epitaxial growth adding at least one doped semiconductor SiC material to form separated second regions (p 2 ) on the first layer (n 1 ), if necessary with aid of removing parts of the added semiconductor material to form separated second regions (p 2 ) on the first layer (n 1 ), and c) by ion implantation at least once at a stage selected from the group consisting of directly after step a), and directly after step b); implanting ions in the first layer (n 1 ) to form first regions (p 1 ). It is possible to manufacture a grid with rounded corners as well as an upper part with a high doping level. It is possible to manufacture a component with efficient voltage blocking, high current conduction, low total resistance, high surge current capability, and fast switching.

Claims (44)

1. A method for the manufacture of a grid structure in a silicon carbide (SiC) semiconductor material, the method comprising:

providing a substrate comprising a doped semiconductor SiC material, the substrate comprising a first layer of a first conductivity type;

epitaxial growth growing at least one doped semiconductor SiC material of a second conductivity type opposite to the first conductivity type on the first layer;

removing parts of the epitaxial growth grown semiconductor SiC material to form separated second regions; and

implanting ions in the first layer to form first regions of a second conductivity type opposite to the first conductivity type such that each of the separated second regions is in contact with one of the first regions,

wherein the first regions have a lower doping concentration than the separated second regions.

2. The method of claim 1 , wherein:

the first regions have a first doping concentration in an interval of 1e18 cm−3 to 1e19 cm−3; and

the separated second regions have a second doping concentration in an interval of 5e19 cm−3 to 3e20 cm−3.

3. The method of claim 1 , further comprising:

epitaxial growth growing a second layer on the separated second regions and on the first layer.

4. The method of claim 3 , wherein the second layer is epitaxial growth grown such that a thickness of the second layer is in the interval 0.5 μm to 3 μm.

5. The method of claim 3 , further comprising:

performing a surface planarization of the second layer.

6. The method of claim 3 , further comprising:

making a Schottky contact on at least a part of the second layer.

7. The method of claim 1 , further comprising:

epitaxial growth growing a second layer on the first layer; and

etching through portions of the second layer,

wherein the separated second regions are formed within the etched portions.

8. The method of claim 1 , wherein:

a fraction of the first regions have a portion of the separated second regions on top;

all of the first regions have a portion of the separated second regions on top; or

a lower surface of the separated second regions in contact with the first regions is smaller than an upper surface of the first regions.

9. The method of claim 1 , wherein the separated second regions have a thickness in an interval 0.1 μm to 3.0 μm.

10. The method of claim 1 , wherein the epitaxial growth grown doped semiconductor SiC material has a doping gradient with a higher doping concentration furthest away from the first regions.

11. The method of claim 1 , wherein the parts of the at least one doped semiconductor material are removed by dry etching.

12. The method of claim 1 , wherein:

the ion implantation is performed before forming the separated second regions;

the method comprises simultaneously annealing the implanted ions in the first regions and epitaxial growth growing the at least one doped semiconductor SiC material on the first layer to form the separated second regions.

13. The method of claim 1 , wherein:

the first regions have a thickness in an interval 0.2 μm to 2.0 μm; or

the first regions have a doping gradient with a higher doping concentration towards the second regions.

14. The method of claim 1 , wherein:

Al or B is utilized for doping of the first regions;

Al is utilized for doping of the separated second regions and B is utilized for doping of the first regions; or

B is utilized for doping of the first regions and the ion implantation is followed by diffusion.

15. The method of claim 1 , further comprising:

making an Ohmic contact directly on top of at least one of the separated second regions.

16. The method of claim 15 , wherein making the Ohmic contact directly on top of the at least one of the separated second regions comprises removing at least a portion of a second layer to expose the at least one of the separated second regions.

17. The method of claim 1 , wherein, for all spaces between any two of the separated second regions, a ratio between a thickness of the separated second regions to a spacing between the two separated second regions is below 1.

18. The method of claim 1 , wherein an edge termination of a device is integrated into at least one of the first regions.

19. A grid structure in a semiconductor material manufactured according to the method of claim 1 .

20. A device manufactured according to the method of claim 1 .

Assignments (3)
SECURITY INTEREST Recorded Oct 6, 2025
From: II-VI DELAWARE, INC.; COHERENT, INC.
To: JPMORGAN CHASE BANK, N.A., AS COLLATERAL AGENT
Reel/Frame 072853/0806 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Dec 1, 2023
From: SCHÖNER, ADOLF; RESHANOV, SERGEY; THIERRY-JEBALI, NICOLAS; ELAHIPANAH, HOSSEIN
To: ASCATRON AB
Reel/Frame 065738/0598 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Dec 1, 2023
From: ASCATRON AB
To: II-VI DELAWARE, INC.
Reel/Frame 065738/0800 →
Priority Claims (1)
SE 17511387 · Sep 15, 2017 · national
Continuity (3)
Continuation 17660888 · Apr 27, 2022
Continuation 16647094
Related Publication 20240105783A1 · Mar 28, 2024
References Cited (54)
US 2705406A · Morrison · 1955 [cited by applicant]
US 5693569A · Ueno · 1997 [cited by applicant]
US 6049108A · Williams et al. · 2000 [cited by applicant]
US 6091108A · Harris et al. · 2000 [cited by applicant]
US 6104043A · Hermansson et al. · 2000 [cited by applicant]
US 6673662B2 · Singh · 2004 [cited by applicant]
US 6897133B2 · Collard · 2005 [cited by applicant]
US 6936850B2 · Friedrichs et al. · 2005 [cited by applicant]
US 6979863B2 · Ryu · 2005 [cited by applicant]
US 7851881B1 · Zhao et al. · 2010 [cited by applicant]
US 8384182B2 · Mazzola et al. · 2013 [cited by applicant]
US 8633560B2 · Aketa · 2014 [cited by applicant]
US 8704295B1 · Darwish et al. · 2014 [cited by applicant]
US 9385244B2 · Hirakata · 2016 [cited by applicant]
US 9577046B1 · Hori et al. · 2017 [cited by applicant]
US 10243035B2 · Murakami et al. · 2019 [cited by applicant]
US 10522673B2 · Kobayashi et al. · 2019 [cited by applicant]
US 11342423B2 · Sch?ner · 2022 [cited by examiner]
US 20030201464A1 · Hokomoto · 2003 [cited by applicant]
US 20060255423A1 · Ryu et al. · 2006 [cited by applicant]
US 20070001194A1 · Ono et al. · 2007 [cited by applicant]
US 20070029573A1 · Cheng et al. · 2007 [cited by applicant]
US 20070170436A1 · Sugawara · 2007 [cited by applicant]
US 20070228505A1 · Mazzola et al. · 2007 [cited by applicant]
US 20110021533A1 · Cook et al. · 2011 [cited by applicant]
US 20130270577A1 · Svederg et al. · 2013 [cited by applicant]
US 20140138705A1 · Zhang et al. · 2014 [cited by applicant]
US 20140169045A1 · Ueno · 2014 [cited by applicant]
US 20140264564A1 · Cheng et al. · 2014 [cited by applicant]
US 20140367771A1 · Chatty et al. · 2014 [cited by applicant]
US 20150263180A1 · Hirakata · 2015 [cited by applicant]
US 20160126347A1 · Wada et al. · 2016 [cited by applicant]
US 20160233210A1 · Matocha et al. · 2016 [cited by applicant]
CN 103000698A · 2013 [cited by applicant]
CN 103606551A · 2014 [cited by applicant]
EP 2058854A2 · 2009 [cited by applicant]
EP 2075847A1 · 2009 [cited by applicant]
JP H09191109A · 1997 [cited by applicant]
JP 2009532902A · 2009 [cited by applicant]
JP 2010062513 · 2010 [cited by examiner]
JP 2012178494 · 2012 [cited by examiner]
JP 2014045167 · 2014 [cited by examiner]
JP 2015173158A · 2015 [cited by applicant]
WO 199832177 · 1998 [cited by applicant]
WO 199926296A2 · 1999 [cited by applicant]
WO WO2011151901 · 2011 [cited by examiner]
WO 2015104084A1 · 2015 [cited by applicant]
Bakowski, “Prospects and Development of Vertical Normally-off JFETs in SiC,” Journal of Telecommunications and Information Technology, Apr. 2009, pp. 25-36. [cited by applicant]
International Search Report and Written Opinion for corresponding International Application No. PCT/EP2018/074908 mailed on Nov. 26, 2018. [cited by applicant]
Notice of Reasons for Refusal in counterpart JP Appl. No. 2020-537040, dated Jun. 21, 2022, 15-pgs. [cited by applicant]
Schoner et al., “(Invited) Progress in Buried Grid Technology for Improvements in on-Resistance of High Voltage SiC Devices”, ECS Transactions.vol. 75, No. 12, Sep. 23, 2016 (Sep. 23, 2016), pp. 183-190. [cited by applicant]
Sung et al., On Developing One-Chip Integration of 1.2 kV SiC MOSFET and JBS Diode (JBSFET) in IEEE Transactions on Industrial Electronics, vol. 64, Issue: 10, Oct. 2017. [cited by applicant]
Sung et al., Monolithically Integrated 4H-SiC MOSFET and JBS Diode (JBSFET) Using a Single Ohmic/Schottky Process Scheme in IEEE Electron Device Letter, vol. 37, Issue 12, Dec. 2016, pp. 1605-1608. [cited by applicant]
Written Opinion of the International Preliminary Examining Authority for corresponding International Application No. PCT/EP2018/074908 mailed on Jul. 30, 2019. [cited by applicant]