IP Library Granted Patent US 12,261,206
Granted Patent B2
US 12,261,206 · App. 18/176,427 · Granted Mar 25, 2025

Method of forming vias in a GaN/diamond wafer

Inventor: Won Sang Lee (Chapel Hill, NC)
Assignee: RFHIC Corporation
H01L29/2003H01L21/02378H01L21/02488H01L21/02527H01L21/0254H01L21/76871H01L21/76897H01L24/94H01L29/1602H01L29/205H01L29/267H01L29/66462
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 12,261,206
App. No.
18/176,427
Granted
Mar 25, 2025
Kind
B2
Abstract

Wafers including a diamond layer and a semiconductor layer having III-Nitride compounds and methods for fabricating the wafers are provided. A nucleation layer, at least one semiconductor layer having III-Nitride compound and a protection layer are formed on a silicon substrate. Then, a silicon carrier wafer is glass bonded to the protection layer. Subsequently the silicon substrate, nucleation layer and a portion of the semiconductor layer are removed. Then, an intermediate layer, a seed layer and a first diamond layer are sequentially deposited on the III-Nitride layer. Next, the silicon carrier wafer and the protection layer are removed. Then, a silicon substrate wafer that includes a protection layer, silicon substrate and a diamond layer is prepared and glass bonded to the first diamond layer.

Claims (24)

1. A method for processing a semiconductor wafer, comprising:

disposing and patterning a first metal layer on a semiconductor layer of a semiconductor wafer, wherein the semiconductor wafer includes a support layer, a bonding layer, a first diamond layer, an intermediate layer and the semiconductor layer;

drilling one or more holes from the first metal layer toward the support layer to thereby form one or more vias that extend from the first metal layer into the support layer;

disposing a second metal layer on the first metal layer and in a portion of the one or more vias; and

removing the support layer and the bonding layer to expose a surface of the first diamond layer,

wherein the support layer includes a second diamond layer, a silicon substrate, and a protection layer.

2. The method of claim 1 , further comprising:

cleaning the exposed surface of the first diamond layer.

3. The method of claim 1 , further comprising:

disposing a third metal layer on the exposed surface of the first diamond layer and a side surface of the one or more vias, wherein the third metal layer electrically contacts the second metal layer.

4. The method of claim 1 , wherein the protection layer is formed of a material that includes one or more of SiN, poly-Si, Al2O3, AlN and GaN.

5. The method of claim 1 , wherein the bonding layer is formed of glass.

6. The method of claim 1 , further comprising:

prior to the step of disposing and patterning the first metal layer, forming one or more semiconductor devices in the semiconductor layer.

7. The method of claim 6 , wherein the one or more semiconductor devices includes one or more high electron mobile transistors (HEMTs).

8. The method of claim 6 , further comprising:

prior to the step of forming the one or more semiconductor devices in the semiconductor layer, forming the intermediate layer on the semiconductor layer, forming the first diamond layer on the intermediate layer, forming the bonding layer on the first diamond layer, and attaching the support layer to the bonding layer.

9. The method of claim 8 , wherein the semiconductor layer includes a III-Nitride compound.

10. The method of claim 8 , wherein the semiconductor layer includes a GaN layer.

11. The method of claim 10 , further comprising:

forming an additional semiconductor layer on the semiconductor layer on a first side of the semiconductor layer opposite to a second side of the semiconductor layer where the intermediate layer is formed.

12. The method of claim 11 , wherein the additional semiconductor layer includes a III-Nitride compound.

13. The method of claim 12 , wherein the additional semiconductor layer is an AlGaN layer.

14. The method of claim 12 , wherein the additional semiconductor layer is an InAlN layer.

Continuity (3)
Division 16897329 · Jun 10, 2020
Provisional Application 62971869 · Feb 7, 2020
Related Publication 20230231019A1 · Jul 20, 2023
References Cited (49)
US 5939201A · Boire et al. · 1999 [cited by applicant]
US 7749863B1 · Micovic · 2010 [cited by applicant]
US 7884373B2 · Korenstein et al. · 2011 [cited by applicant]
US 7943485B2 · Francis et al. · 2011 [cited by applicant]
US 8674405B1 · Babic · 2014 [cited by examiner]
US 8940620B2 · Koudymov et al. · 2015 [cited by applicant]
US 9711534B2 · Liang et al. · 2017 [cited by applicant]
US 10043700B2 · Francis · 2018 [cited by applicant]
US 10128107B1 · Cho et al. · 2018 [cited by applicant]
US 10963111B1 · Xiao · 2021 [cited by examiner]
US 20020173120A1 · Enquist · 2002 [cited by applicant]
US 20020180031A1 · Yamaguchi · 2002 [cited by examiner]
US 20040029359A1 · Letertre et al. · 2004 [cited by applicant]
US 20050164482A1 · Saxler · 2005 [cited by applicant]
US 20060266280A1 · Francis et al. · 2006 [cited by applicant]
US 20080142813A1 · Chang et al. · 2008 [cited by applicant]
US 20080206569A1 · Whitehead et al. · 2008 [cited by applicant]
US 20090078943A1 · Ishida et al. · 2009 [cited by applicant]
US 20090133811A1 · Moriceau · 2009 [cited by examiner]
US 20100012947A1 · Faure · 2010 [cited by applicant]
US 20100155900A1 · Korenstein · 2010 [cited by examiner]
US 20110186959A1 · Jerome et al. · 2011 [cited by applicant]
US 20120168773A1 · Sung · 2012 [cited by applicant]
US 20130157440A1 · Koudymov et al. · 2013 [cited by applicant]
US 20130292691A1 · Henley et al. · 2013 [cited by applicant]
US 20140038392A1 · Yonehara et al. · 2014 [cited by applicant]
US 20150255591A1 · Sadaka · 2015 [cited by applicant]
US 20160308010A1 · Viswanathan et al. · 2016 [cited by applicant]
US 20170372965A1 · Nishibayashi et al. · 2017 [cited by applicant]
US 20180151404A1 · Francis · 2018 [cited by applicant]
US 20180366558A1 · Kaplun et al. · 2018 [cited by applicant]
US 20190326162A1 · Kaplun et al. · 2019 [cited by applicant]
US 20190326199A1 · Lin · 2019 [cited by examiner]
US 20200273717A1 · Dai et al. · 2020 [cited by applicant]
US 20210249258A1 · Lee · 2021 [cited by applicant]
CN 1996556A · 2007 [cited by applicant]
JP 2013125971A · 2013 [cited by applicant]
KR 1020110099720A · 2011 [cited by applicant]
KR 1020170137180A · 2017 [cited by applicant]
TW 200826322A · 2008 [cited by applicant]
TW 200905731A · 2009 [cited by applicant]
TW 201324704A · 2013 [cited by applicant]
Office Action mailed Dec. 17, 2021 in Taiwan Patent Application No. 110120356 with machine translation, 9 pages. [cited by applicant]
Office Action mailed Feb. 18, 2022 in Taiwan Patent Application No. 110120357 with machine translation, 7 pages. [cited by applicant]
Office Action mailed Dec. 21, 2021 in Taiwan Patent Application No. 110120362 with machine translation, 4 pages. [cited by applicant]
Office Action mailed Dec. 17, 2021 in Taiwan Patent Application No. 110120366 with machine translation, 10 pages. [cited by applicant]
Non-Final Office Action mailed Mar. 3, 2022 in U.S. Appl. No. 16/905,870, 11 pages. [cited by applicant]
Non-Final Office Action mailed Mar. 3, 2022 in U.S. Appl. No. 16/914,474, 11 pages. [cited by applicant]
Non-Final Office Action mailed Dec. 24, 2021 in U.S. Appl. No. 16/914,477, 13 pages. [cited by applicant]