IP Library Granted Patent US 12,283,632
Granted Patent B2
US 12,283,632 · App. 17/608,189 · Granted Apr 22, 2025

Semiconductor device and method for manufacturing semiconductor device

Inventors: Shunpei Yamazaki (Setagaya, JP); Tsutomu Murakawa (Isehara, JP); Yoshinori Ando (Atsugi, JP); Tetsuya Kakehata (Isehara, JP); Yuichi Sato (Isehara, JP); Ryota Hodo (Atsugi, JP)
Assignee: Semiconductor Energy Laboratory Co., Ltd.
H01L29/7869H01L29/66742H01L29/78696H10B12/30
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 12,283,632
App. No.
17/608,189
Granted
Apr 22, 2025
Kind
B2
Abstract

A semiconductor device with less variations in transistor characteristics is provided. The semiconductor device includes: a first insulator; a first oxide over the first insulator; a first conductor and a second conductor over the first oxide; a first layer and a second layer which are in contact with a side surface of the first oxide; a second insulator over the first insulator, the first layer, the second layer, the first conductor, and the second conductor; a third insulator over the second insulator; a second oxide between the first conductor and the second conductor and over the first oxide; a fourth insulator over the second oxide; and a third conductor over the fourth insulator. Each of the first layer and the second layer includes a metal contained in the first conductor and the second conductor. The first insulator in a region in contact with the second insulator includes a region where a concentration of the metal is lower than that of the first layer or the second layer.

Claims (43)

1. A semiconductor device comprising:

a first insulator;

a first oxide over the first insulator;

a first conductor and a second conductor over the first oxide;

a first layer and a second layer which are in contact with a side surface of the first oxide;

a second insulator over the first insulator, the first layer, the second layer, the first conductor, and the second conductor;

a third insulator over the second insulator;

a fourth insulator between the first conductor and the second conductor and over the first oxide; and

a third conductor over the fourth insulator,

wherein the second insulator is in contact with a top surface of the first insulator, a side surface of the first layer, a side surface of the second layer, a top surface of the first conductor, and a top surface of the second conductor;

wherein each of the first layer and the second layer comprises a metal contained in the first conductor and the second conductor,

wherein the first insulator comprises a region in contact with the second insulator, and

wherein a concentration of the metal in the region is lower than a concentration of the metal in the first layer or the second layer.

2. The semiconductor device according to claim 1 ,

wherein a thickness of each of the first layer and the second layer is greater than or equal to 0.5 nm and less than or equal to 1.5 nm.

3. The semiconductor device according to claim 1 ,

wherein the metal is tantalum.

4. The semiconductor device according to claim 1 ,

wherein the first oxide comprises indium, an element M, and zinc, and

wherein M is gallium, aluminum, yttrium, or tin.

5. The semiconductor device according to claim 1 ,

wherein each of the first layer and the second layer is an oxide.

6. A semiconductor device comprising:

a first insulator;

a first oxide over the first insulator;

a second oxide over the first oxide;

a first conductor and a second conductor over the second oxide;

a first layer and a second layer which are in contact with a side surface of the first oxide and a side surface of the second oxide;

a second insulator over the first insulator, the first layer, the second layer, the first conductor, and the second conductor;

a third insulator over the second insulator;

a fourth insulator between the first conductor and the second conductor and over the second oxide; and

a third conductor over the fourth insulator,

wherein the second insulator is in contact with a top surface of the first insulator, a side surface of the first layer, a side surface of the second layer, a top surface of the first conductor, and a top surface of the second conductor, and

wherein each of the first layer and the second layer comprises a metal contained in the first conductor and the second conductor.

7. The semiconductor device according to claim 6 ,

wherein a thickness of each of the first layer and the second layer is greater than or equal to 0.5 nm and less than or equal to 1.5 nm.

8. The semiconductor device according to claim 6 ,

wherein the metal is tantalum.

9. The semiconductor device according to claim 6 ,

wherein the first oxide comprises indium, an element M, and zinc, and

wherein M is gallium, aluminum, yttrium, or tin.

10. The semiconductor device according to claim 6 ,

wherein each of the first layer and the second layer is an oxide.

Assignments (1)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Nov 2, 2021
From: YAMAZAKI, SHUNPEI; MURAKAWA, TSUTOMU; ANDO, YOSHINORI; KAKEHATA, TETSUYA; SATO, YUICHI; HODO, RYOTA
To: SEMICONDUCTOR ENERGY LABORATORY CO., LTD.
Reel/Frame 057993/0731 →
Priority Claims (1)
JP 2019-089721 · May 10, 2019 · national
Continuity (1)
Related Publication 20220246763A1 · Aug 4, 2022
References Cited (40)
US 7712676B2 · Yukawa et al. · 2010 [cited by applicant]
US 8624254B2 · Egi et al. · 2014 [cited by applicant]
US 8932903B2 · Sato et al. · 2015 [cited by applicant]
US 9368636B2 · Kurata et al. · 2016 [cited by applicant]
US 9379192B2 · Ito et al. · 2016 [cited by applicant]
US 9773915B2 · Sasagawa et al. · 2017 [cited by applicant]
US 10056131B2 · Atsumi et al. · 2018 [cited by applicant]
US 10186614B2 · Asami · 2019 [cited by applicant]
US 10529413B2 · Atsumi et al. · 2020 [cited by applicant]
US 10998447B2 · Onuki et al. · 2021 [cited by applicant]
US 20080128517A1 · Yukawa et al. · 2008 [cited by applicant]
US 20120061676A1 · Egi et al. · 2012 [cited by applicant]
US 20150372009A1 · Yamazaki · 2015 [cited by examiner]
US 20160351572A1 · Atsumi et al. · 2016 [cited by applicant]
US 20170271516A1 · Onuki · 2017 [cited by examiner]
US 20190348537A1 · Yamazaki et al. · 2019 [cited by applicant]
US 20200211627A1 · Atsumi et al. · 2020 [cited by applicant]
US 20210159342A1 · Asami · 2021 [cited by applicant]
CN 101529596A · 2009 [cited by applicant]
CN 110088913A · 2019 [cited by applicant]
CN 110402497A · 2019 [cited by applicant]
EP 2084745A · 2009 [cited by applicant]
JP 06260413A · 1994 [cited by applicant]
JP 2012084857A · 2012 [cited by applicant]
JP 2013102204A · 2013 [cited by applicant]
JP 2015135962A · 2015 [cited by applicant]
JP 2016225613A · 2016 [cited by applicant]
JP 2017174489A · 2017 [cited by applicant]
JP 2018107447A · 2018 [cited by applicant]
KR 20120028247A · 2012 [cited by applicant]
KR 20170108832A · 2017 [cited by applicant]
KR 20190129891A · 2019 [cited by applicant]
WO WO2008066091 · 2008 [cited by applicant]
WO WO2016125052 · 2016 [cited by applicant]
WO WO2018122659 · 2018 [cited by applicant]
WO WO2018178793 · 2018 [cited by applicant]
International Search Report (Application No. PCT/IB2020/053961) Dated Aug. 4, 2020. [cited by applicant]
Written Opinion (Application No. PCT/IB2020/053961) Dated Aug. 4, 2020. [cited by applicant]
Yamazaki.S et al., “Research, Development, and Application of Crystalline Oxide Semiconductor”, SID Digest '12 : SID International Symposium Digest of Technical Papers, Jun. 5, 2012, vol. 43, No. 1, pp. 183-186. [cited by applicant]
Yamazaki.S et al., “Properties of crystalline In—Ga—Zn-oxide semiconductor and its transistor characteristics”, JPN. J. Appl. Phys. (Japanese Journal of Applied Physics) , Mar. 31, 2014, vol. 53, No. 4S, pp. 04ED18-1-04… [cited by applicant]
Cited By (1)
US 12,684,986