IP Library Granted Patent US 12,284,820
Granted Patent B2
US 12,284,820 · App. 17/841,225 · Granted Apr 22, 2025

Dual metal wrap-around contacts for semiconductor devices

Inventors: Hiroaki Niimi (Albany, NY); Kandabara N Tapily (Albany, NY); Takahiro Hakamata (Albany, NY)
Assignee: Tokyo Electron Limited
H10D30/6219H10D30/62H10D84/853H01L21/28518H01L21/2855H01L21/28568H01L21/76224H01L21/76865H01L21/76897H10D30/024H10D84/0193H10D84/038
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 12,284,820
App. No.
17/841,225
Granted
Apr 22, 2025
Kind
B2
Abstract

A semiconductor device includes a first raised feature in a NFET region on a substrate, a first n-type doped epitaxial semiconductor material grown on the first raised feature, the first n-type doped epitaxial material having a first upward facing surface and a first downward facing surface, a first contact metal on the first downward facing surface, and a second contact metal on the first upward facing surface. The device further includes a second raised feature in a PFET region on the substrate, a second p-type doped epitaxial semiconductor material grown on the second raised feature, the second p-type doped epitaxial material having a second upward facing surface and a second downward facing surface, a third contact metal on the second downward facing surface, and a fourth contact metal on the second upward facing surface, wherein the fourth contact metal is different from the second contact metal.

Claims (58)

1. A method of forming a semiconductor device, the method comprising:

providing a first raised feature in a n-type channel field effect transistor (NFET) region on a substrate;

growing a first n-type doped epitaxial semiconductor material on the first raised feature, the first n-type doped epitaxial semiconductor material having a first upward facing surface and a first downward facing surface;

forming a first contact metal on the first downward facing surface;

forming a second contact metal on the first upward facing surface;

providing a second raised feature in a p-type channel field effect transistor (PFET) region on the substrate;

growing a second p-type doped epitaxial semiconductor material on the second raised feature, the second p-type doped epitaxial semiconductor material having a second upward facing surface and a second downward facing surface;

forming a third contact metal on the second downward facing surface; and

forming a fourth contact metal on the second upward facing surface, wherein the fourth contact metal is different from the second contact metal, and the first contact metal is the different from the third contact metal.

2. The method of claim 1 , wherein the first n-type doped epitaxial semiconductor material contains Si:P or Si:As, the first contact metal contains Ru or Ti, and the second contact metal contains Ti or TiSi x .

3. The method of claim 1 , wherein the second p-type doped epitaxial semiconductor material contains Si:B or SiGe:B, the third contact metal contains Ru or Ti, and the fourth contact metal contains NiPt or Ru.

4. The method of claim 1 , wherein the first and second raised features are fins that extend through a shallow trench isolation (STI) layer.

5. The method of claim 1 , wherein forming the first contact metal on the first downward facing surface and forming the second contact metal on the first upward facing surface includes:

conformally depositing the first contact metal on the first upward facing surface and on the first downward facing surface;

removing the first contact metal from the first upward facing surface; and

depositing the second contact metal on the first upward facing surface.

6. The method of claim 1 , wherein forming the third contact metal on the second downward facing surface and forming the fourth contact metal on the second upward facing surface includes:

conformally depositing the third contact metal on the second upward and downward facing surfaces;

removing the third contact metal from the second upward facing surface; and

depositing the fourth contact metal on the second upward facing surface.

7. A method of forming a semiconductor device, the method comprising:

providing a first raised feature in a n-type channel field effect transistor (NFET) region on a substrate;

growing a first n-type doped epitaxial semiconductor material on the first raised feature, the first n-type doped epitaxial semiconductor material having a first upward facing surface and a first downward facing surface;

forming a first contact metal on the first downward facing surface;

forming a second contact metal on the first upward facing surface;

providing a second raised feature in a p-type channel field effect transistor (PFET) region on the substrate;

growing a second p-type doped epitaxial semiconductor material on the second raised feature, the second p-type doped epitaxial semiconductor material having a second upward facing surface and a second downward facing surface;

forming a third contact metal on the second downward facing surface; and

forming a fourth contact metal on the second upward facing surface, wherein the fourth contact metal is different from the second contact metal, the first contact metal is the different from the third contact metal, the first n-type doped epitaxial semiconductor material contains Si:P or Si:As, the first contact metal contains Ti, and the second contact metal contains Ti or TiSi x .

8. The method of claim 7 , wherein the second p-type doped epitaxial semiconductor material contains Si:B or SiGe:B, the third contact metal contains Ru, and the fourth contact metal contains NiPt or Ru.

9. The method of claim 7 , wherein the first and second raised features are fins that extend through a shallow trench isolation (STI) layer.

10. The method of claim 7 , wherein forming the first contact metal on the first downward facing surface and forming the second contact metal on the first upward facing surface includes:

conformally depositing the first contact metal on the first upward facing surface and on the first downward facing surface;

removing the first contact metal from the first upward facing surface; and

depositing the second contact metal on the first upward facing surface.

11. The method of claim 7 , wherein forming the third contact metal on the second downward facing surface and forming the fourth contact metal on the second upward facing surface includes:

conformally depositing the third contact metal on the second upward and downward facing surfaces;

removing the third contact metal from the second upward facing surface; and

depositing the fourth contact metal on the second upward facing surface.

12. A method of forming a semiconductor device, the method comprising:

providing a first raised feature in a n-type channel field effect transistor (NFET) region on a substrate;

growing a first n-type doped epitaxial semiconductor material on the first raised feature, the first n-type doped epitaxial semiconductor material having a first upward facing surface and a first downward facing surface;

forming a first contact metal on the first downward facing surface;

forming a second contact metal on the first upward facing surface;

providing a second raised feature in a p-type channel field effect transistor (PFET) region on the substrate;

growing a second p-type doped epitaxial semiconductor material on the second raised feature, the second p-type doped epitaxial semiconductor material having a second upward facing surface and a second downward facing surface;

forming a third contact metal on the second downward facing surface; and

forming a fourth contact metal on the second upward facing surface, wherein the fourth contact metal is different from the second contact metal, the first contact metal is the different from the third contact metal, the second p-type doped epitaxial semiconductor material contains Si:B or SiGe:B, the third contact metal contains Ru, and the fourth contact metal contains NiPt or Ru.

13. The method of claim 12 , wherein the first n-type doped epitaxial semiconductor material contains Si:P or Si:As, the first contact metal contains Ti, and the second contact metal contains Ti or TiSi x .

14. The method of claim 12 , wherein the first and second raised features are fins that extend through a shallow trench isolation (STI) layer.

15. The method of claim 12 , wherein forming the first contact metal on the first downward facing surface and forming the second contact metal on the first upward facing surface includes:

conformally depositing the first contact metal on the first upward facing surface and on the first downward facing surface;

removing the first contact metal from the first upward facing surface; and

depositing the second contact metal on the first upward facing surface.

16. The method of claim 12 , wherein forming the third contact metal on the second downward facing surface and forming the fourth contact metal on the second upward facing surface includes:

conformally depositing the third contact metal on the second upward and downward facing surfaces;

removing the third contact metal from the second upward facing surface; and

depositing the fourth contact metal on the second upward facing surface.

Assignments (1)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jun 15, 2022
From: NIIMI, HIROAKI; TAPILY, KANDABARA; HAKAMATA, TAKAHIRO
To: TOKYO ELECTRON LIMITED
Reel/Frame 060215/0585 →
Continuity (4)
Division 16803987 · Feb 27, 2020
Provisional Application 62812120 · Feb 28, 2019
Provisional Application 62812103 · Feb 28, 2019
Related Publication 20220310812A1 · Sep 29, 2022
References Cited (35)
US 9478468B1 · Cheng · 2016 [cited by applicant]
US 9548366B1 · Ho · 2017 [cited by applicant]
US 9768077B1 · Adusumilli · 2017 [cited by applicant]
US 10128245B2 · Lee · 2018 [cited by applicant]
US 10964791B2 · Hwang · 2021 [cited by applicant]
US 10978354B2 · Chu · 2021 [cited by applicant]
US 20140203370A1 · Maeda · 2014 [cited by applicant]
US 20140273365A1 · Wei et al. · 2014 [cited by applicant]
US 20150041918A1 · Wann · 2015 [cited by applicant]
US 20150325473A1 · Niimi · 2015 [cited by applicant]
US 20160086950A1 · Eom et al. · 2016 [cited by applicant]
US 20160099331A1 · Wann · 2016 [cited by examiner]
US 20170125289A1 · Adusumilli · 2017 [cited by examiner]
US 20170186654A1 · Li · 2017 [cited by applicant]
US 20180138093A1 · Adusumilli et al. · 2018 [cited by applicant]
US 20180294184A1 · Koh · 2018 [cited by applicant]
US 20190005180A1 · Yeh · 2019 [cited by applicant]
US 20190006509A1 · Li · 2019 [cited by applicant]
US 20190115347A1 · Gluschenkov · 2019 [cited by applicant]
US 20190157406A1 · Hwang · 2019 [cited by examiner]
US 20190164966A1 · Wang · 2019 [cited by examiner]
US 20200058562A1 · Wu · 2020 [cited by applicant]
US 20200058563A1 · Wu · 2020 [cited by examiner]
US 20200279782A1 · Niimi et al. · 2020 [cited by applicant]
US 20200279943A1 · Niimi · 2020 [cited by applicant]
US 20200350314A1 · Wang · 2020 [cited by applicant]
KR 20150018343A · 2015 [cited by applicant]
TW 201633509A · 2016 [cited by applicant]
TW 201810532A · 2018 [cited by applicant]
TW 201838092A · 2018 [cited by applicant]
TW 201841339A · 2018 [cited by applicant]
TW 201905741A · 2019 [cited by applicant]
Korean Intellectual Property Office, International Search Report and Written Opinion for International application No. PCT/US2020/020244, mailed Jun. 19, 2020, 10pp. [cited by applicant]
Notification of Examination Opinions for Taiwan Patent Application No. 109106567, issued on Dec. 7, 2023, 8 pages. [cited by applicant]
Office Action issued Sep. 8, 2024 in Korean Patent Application No. 10-2021-7030651, filed Sep. 24, 2021, with English translation, 19 pages. [cited by applicant]