IP Library › Granted Patent US 12,316,244
Granted Patent B2
US 12,316,244 · App. 18/179,098 · Granted May 27, 2025

Three-level inverter, control method, and system

Inventors: Xinyu Yu (Shanghai, CN); Fei Xu (Shanghai, CN); Kai Xin (Shanghai, CN); Zhiwu Xu (Shenzhen, CN); Lin Li (Shanghai, CN); Haibin Guo (Dongguan, CN)
Assignee: Huawei Digital Power Technologies Co., Ltd.
H02M7/487H02M1/12H02M7/53871
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 12,316,244
App. No.
18/179,098
Granted
May 27, 2025
Kind
B2
Abstract

Example three-level inverters, control methods, and systems are provided. One example three-level inverter includes a first bus capacitor, a second bus capacitor, a power conversion circuit, and a controller. The first bus capacitor is connected in the middle of the current bus and the power conversion circuit. The power conversion circuit is configured to convert a direct current into a three-phase alternating current for output. The controller is configured to determine a balance reference by using a difference between absolute values of voltages of the positive and negative direct current buses and an even harmonic current in a grid-connected current, where the balance reference is used to enable the three-level inverter to generate a current signal for balancing the voltages of the positive and negative direct current buses.

Claims (59)

1. A three-level inverter, comprising a first bus capacitor, a second bus capacitor, a power conversion circuit, and a controller, wherein:

a first terminal of the first bus capacitor is connected to a positive direct current bus and a first input terminal of the power conversion circuit, a second terminal of the first bus capacitor is connected to a negative direct current bus and a second input terminal of the power conversion circuit through the second bus capacitor, and the second terminal of the first bus capacitor is further connected to a third input terminal of the power conversion circuit;

the power conversion circuit is configured to convert a direct current into a three-phase alternating current for output; and

the controller is configured to:

determine a balance reference by using a difference between absolute values of voltages of the positive and negative direct current buses and an even harmonic current in a grid-connected current, wherein the balance reference is used to enable the three-level inverter to generate a current signal for balancing the voltages of the positive and negative direct current buses, wherein determining the balance reference comprises:

determining a harmonic amplitude coefficient by using the difference;

determining an order of the even harmonic current in the grid-connected current and a weight coefficient corresponding to the order of the even harmonic current, wherein the weight coefficient is positively correlated with a degree of impact of the even harmonic current on the grid-connected current; and

determining the balance reference based on a respective harmonic amplitude coefficient and a respective order and a respective weight coefficient corresponding to each even harmonic current;

superimpose the balance reference with the grid-connected current to obtain a grid-connected current reference;

obtain a first balance voltage reference by using the grid-connected current reference;

obtain a second balance voltage reference by using the difference, wherein the second balance voltage reference is a common mode voltage of the three-level inverter; and

adjust a drive reference of the three-level inverter by using the first balance voltage reference and the second balance voltage reference, wherein a current signal used to reduce the even harmonic current is generated in an output current of the three-level inverter.

2. The three-level inverter according to claim 1 , wherein the controller is further configured to:

obtain a balance reference component corresponding to each even harmonic current, wherein the balance reference component is a product of the harmonic amplitude coefficient, the weight coefficient, and the order that are of each even harmonic current; and

superimpose the balance reference component corresponding to each even harmonic current to obtain the balance reference.

3. The three-level inverter according to claim 1 , wherein a ratio of the weight coefficient corresponding to each even harmonic current is a ratio of an amplitude of each even harmonic current.

4. The three-level inverter according to claim 1 , wherein the controller is further configured to:

obtain the balance reference by using the difference when at least one of the following is satisfied:

the even harmonic current in the grid-connected current is less than a preset current threshold; or

the difference is less than a preset voltage threshold.

5. The three-level inverter according to claim 4 , wherein the controller is further configured to:

adjust a drive reference of the three-level inverter by using the balance reference.

6. The three-level inverter according to claim 5 , wherein the current signal is opposite in phase to the even harmonic current.

7. A three-level inverter control method, wherein the three-level inverter control method comprises:

determining a balance reference by using a difference between absolute values of voltages of positive and negative direct current buses of a three-level inverter and an even harmonic current in a grid-connected current, wherein the balance reference is used to enable the three-level inverter to generate a current signal for balancing the voltages of the positive and negative direct current buses, wherein the three-level inverter comprises a first bus capacitor, a second bus capacitor, a power conversion circuit, and a controller, wherein the power conversion circuit is configured to convert a direct current into a three-phase alternating current for output, and wherein determining the balance reference comprises:

determining a harmonic amplitude coefficient by using the difference;

determining an order of the even harmonic current in the grid-connected current and a weight coefficient corresponding to the order of the even harmonic current, wherein the weight coefficient is positively correlated with a degree of impact of the even harmonic current on the grid-connected current; and

determining the balance reference based on a respective harmonic amplitude coefficient and a respective order and a respective weight coefficient corresponding to each even harmonic current; and

adjusting the grid-connected current by using the balance reference, wherein adjusting the grid-connected current by using the balance reference comprises:

superimposing the balance reference with the grid-connected current to obtain a grid-connected current reference;

obtaining a first balance voltage reference by using the grid-connected current reference;

obtaining a second balance voltage reference by using the difference, wherein the second balance voltage reference is a common mode voltage of the three-level inverter; and

adjusting a drive reference of the three-level inverter by using the first balance voltage reference and the second balance voltage reference, wherein a current signal used to reduce the even harmonic current is generated in an output current of the three-level inverter.

8. The three-level inverter control method according to claim 7 , wherein determining the balance reference further comprises:

obtaining a balance reference component corresponding to each even harmonic current, wherein the balance reference component is a product of the harmonic amplitude coefficient, the weight coefficient, and the order that are of each even harmonic current; and

superimposing the balance reference component corresponding to each even harmonic current to obtain the balance reference.

9. The three-level inverter control method according to claim 7 , wherein a ratio of the weight coefficient corresponding to each even harmonic current is a ratio of an amplitude of each even harmonic current.

10. The three-level inverter control method according to claim 7 , wherein determining the balance reference further comprises:

obtaining the balance reference by using the difference when at least one of the following is satisfied:

the even harmonic current in the grid-connected current is less than a preset current threshold; or

the difference is less than a preset voltage threshold.

11. The three-level inverter control method according to claim 10 , wherein adjusting the grid-connected current by using the balance reference further comprises:

adjusting a drive reference of the three-level inverter by using the balance reference.

12. The three-level inverter control method according to claim 7 , wherein the current signal is opposite in phase to the even harmonic current.

13. A photovoltaic power generation system, wherein the photovoltaic power generation system comprises a three-level inverter and a photovoltaic unit, wherein:

the photovoltaic unit comprises a plurality of photovoltaic modules, and an output terminal of the photovoltaic unit is connected to an input terminal of the three-level inverter;

the photovoltaic unit is configured to convert light energy into a direct current and then transmit the direct current to the three-level inverter; and

the three-level inverter comprises a first bus capacitor, a second bus capacitor, a power conversion circuit, and a controller, wherein:

a first terminal of the first bus capacitor is connected to a positive direct current bus and a first input terminal of the power conversion circuit, a second terminal of the first bus capacitor is connected to a negative direct current bus and a second input terminal of the power conversion circuit through the second bus capacitor, and the second terminal of the first bus capacitor is further connected to a third input terminal of the power conversion circuit;

the power conversion circuit is configured to convert a direct current into a three-phase alternating current for output; and

the controller is configured to:

determine a balance reference by using a difference between absolute values of voltages of the positive and negative direct current buses and an even harmonic current in a grid-connected current, wherein the balance reference is used to enable the three-level inverter to generate a current signal for balancing the voltages of the positive and negative direct current buses, wherein determining the balance reference comprises:

determining a harmonic amplitude coefficient by using the difference;

determining an order of the even harmonic current in the grid-connected current and a weight coefficient corresponding to the order of the even harmonic current, wherein the weight coefficient is positively correlated with a degree of impact of the even harmonic current on the grid-connected current; and

determining the balance reference based on a respective harmonic amplitude coefficient and a respective order and a respective weight coefficient corresponding to each even harmonic current;

superimpose the balance reference with the grid-connected current to obtain a grid-connected current reference;

obtain a first balance voltage reference by using the grid-connected current reference;

obtain a second balance voltage reference by using the difference, wherein the second balance voltage reference is a common mode voltage of the three-level inverter; and

adjust a drive reference of the three-level inverter by using the first balance voltage reference and the second balance voltage reference, wherein a current signal used to reduce the even harmonic current is generated in an output current of the three-level inverter.

Assignments (1)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Feb 12, 2025
From: XU, FEI; YU, XINYU; XIN, KAI; XU, ZHIWU; LI, LIN; GUO, HAIBIN
To: HUAWEI DIGITAL POWER TECHNOLOGIES CO., LTD.
Reel/Frame 070194/0311 →
Continuity (2)
Continuation PCTCN2020113953 · Sep 8, 2020
Related Publication 20230238896A1 · Jul 27, 2023
References Cited (32)
US 9948108B2 · Eren · 2018 [cited by examiner]
US 20080298103A1 · Bendre · 2008 [cited by examiner]
US 20110127837A1 · Sato · 2011 [cited by examiner]
US 20110134672A1 · Sato · 2011 [cited by examiner]
US 20110141786A1 · Shen · 2011 [cited by examiner]
US 20120262957A1 · Yamada · 2012 [cited by examiner]
US 20120281442A1 · Revelant · 2012 [cited by examiner]
US 20130163292A1 · Basic · 2013 [cited by examiner]
US 20130329471A1 · Escobar · 2013 [cited by examiner]
US 20190190276A1 · Liu · 2019 [cited by examiner]
US 20190280484A1 · Shao · 2019 [cited by examiner]
US 20200191846A1 · Yin · 2020 [cited by examiner]
US 20200350847A1 · Geyer · 2020 [cited by examiner]
US 20210203248A1 · Du · 2021 [cited by examiner]
US 20210211066A1 · Vavilpalli · 2021 [cited by examiner]
US 20220037890A1 · Yu · 2022 [cited by examiner]
US 20220149751A1 · Kojima · 2022 [cited by examiner]
US 20220416685A1 · Chen · 2022 [cited by examiner]
US 20230038257A1 · Ji · 2023 [cited by examiner]
US 20230107678A1 · Popek · 2023 [cited by examiner]
US 20230223886A1 · Abarzadeh · 2023 [cited by examiner]
US 20230318440A1 · Yu · 2023 [cited by examiner]
US 20230402941A1 · Yu · 2023 [cited by examiner]
US 20240022181A1 · Yu · 2024 [cited by examiner]
US 20240039319A1 · Liu · 2024 [cited by examiner]
US 20240048068A1 · Ning · 2024 [cited by examiner]
CN 104079197A · 2014 [cited by applicant]
CN 108880308A · 2018 [cited by applicant]
JP H07135782A · 1995 [cited by applicant]
JP 2017060272A · 2017 [cited by applicant]
Extended European Search Report in European Appln No. 20952681.3, dated Aug. 28, 2023, 7 pages. [cited by applicant]
EP Communication Pursuant to Article 94(3) EPC in European Appln. No. 20952681.3, mailed on Aug. 27, 2024, 6 pages. [cited by applicant]