IP Library › Granted Patent US 12,342,734
Granted Patent B2
US 12,342,734 · App. 18/646,334 · Granted Jun 24, 2025

Phase-change memory

Inventors: Philippe Boivin (Venelles, FR); Roberto Simola (Trets, FR); Yohann Moustapha-Rabault (Saint-Egrève, FR)
Assignees: STMicroelectronics (Crolles 2) SAS; STMICROELECTRONICS (ROUSSET) SAS
H10N70/231H10B63/80H10N70/021H10N70/063H10N70/066H10N70/068H10N70/882H10N70/883
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 12,342,734
App. No.
18/646,334
Granted
Jun 24, 2025
Kind
B2
Abstract

The present description concerns a device including phase-change memory cells, each memory cell including a first resistive element in lateral contact with a second element made of a phase-change material.

Claims (40)

1. A device, comprising:

phase-change memory cells, each memory cell of the phase-change memory cells including:

a first element of a conductive material having a cuboid shape and a first surface transverse a second surface; and

a second element of a phase-change material having a first surface transverse a second surface, the first surface of the second element contacting the first surface of the first element;

a first insulating layer covering the first and second elements, the first insulating layer contacting the second surface of the first element and the first surface of the second element, a third surface of the first element being exposed from the first insulating layer, the third surface opposite the first surface of the first element; and

a conductive strip on the first insulating layer.

2. The device of claim 1 , comprising a second insulating layer spaced from the first insulating layer, the second insulating layer contacting a fourth surface of the first element opposite the second surface of the first element, the second insulating layer contacting the first surface of the second element.

3. The device of claim 2 , comprising a selection element contacting the first and second insulating layers and the third surface of the first element.

4. The device of claim 3 , wherein the selection element has a spacer shape.

5. The device of claim 4 , wherein the selection element is made of chalcogen material, an alloy of chalcogen, or ovonic threshold switching type (OTS).

6. The device of claim 1 , comprising:

a third element of a conductive material contacting the second surface of the second element, the third element being spaced from the conductive strip; and

a conductive track contacting the third element.

7. The device of claim 1 , comprising a conductive track, the second surface of the second element contacting the conductive track.

8. The device of claim 7 , wherein the conductive track is made of tungsten.

9. The device of claim 1 , wherein the third surface of the first element contacts the conductive strip.

10. A device, comprising:

a plurality of first elements of a conductive material having a cuboid shape and a first surface transverse a second surface;

a plurality of second elements of a phase-change material having a first surface transverse a second surface, the first surface of each second element contacting the first surface of each first element, respectively;

a first insulating layer covering the plurality of first and second elements, the first insulating layer contacting the second surface of each first element and the first surface of each second element, a third surface of each first element being exposed from the first insulating layer, the third surface opposite the first surface of each first element, respectively; and

a conductive strip on the first insulating layer.

11. The device of claim 10 , comprising a second insulating layer having a plurality of portions, each portion of the second insulating layer extending between each second element and the conductive strip, respectively, a fourth surface of each first element contacting each portion of the second insulating layer, respectively, the fourth surface being opposite the second surface of each first element, respectively.

12. The device of claim 10 , wherein the conductive strip separates adjacent first elements facing each other.

13. The device of claim 10 , wherein the first insulating layer separates adjacent second elements facing each other.

14. The device of claim 10 , wherein the first insulating layer has a first surface that is non-planar surface and contacts the conductive strip.

15. The device of claim 11 , wherein the first insulating layer includes cavities between the adjacent second elements, the conductive strip extending in the cavities.

16. A method, comprising:

forming a plurality of first elements of a conductive material having a cuboid shape and a first surface transverse a second surface;

forming a plurality of second elements of a phase-change material having a first surface transverse a second surface, the first surface of each second element contacting the first surface of each first element, respectively;

forming a first insulating layer covering the plurality of first and second elements, the first insulating layer contacting the second surface of each first element and the first surface of each second element, a third surface of each first element being exposed from the first insulating layer, the third surface opposite the first surface of each first element, respectively; and

forming a conductive strip on the first insulating layer.

17. The method of claim 16 , wherein forming the plurality of first elements includes:

forming a stack of a first layer of insulating material, a second layer of conductive material, and a third layer of insulating material, the second layer of conductive material being between the first and second layers of insulating material; and

etching first cavities in the stack; and

wherein forming the plurality of second elements includes each second element being in a respective first cavity.

18. The method of claim 17 , wherein forming the first insulating layer includes forming a fourth layer of insulating material over the first layer of insulating material and the plurality of second elements.

19. The method of claim 18 , wherein forming the conductive strip includes:

forming second cavities through the stack and the fourth layer of insulating material; and

filling the second cavities with a fifth layer of conductive material.

20. The method of claim 19 , comprising individualizing phase-change memory cells each having at least one first element and at least one second element, each phase-change memory cell having a thickness less than 150 nm, the thickness being in a first direction from the first layer of insulating material to the third layer of insulating material.

Priority Claims (1)
FR 2011087 · Oct 29, 2020 · national
Continuity (2)
Continuation 17507645 · Oct 21, 2021
Related Publication 20240276894A1 · Aug 15, 2024
References Cited (49)
US 7969771B2 · Xi et al. · 2011 [cited by applicant]
US 8971089B2 · Karpov et al. · 2015 [cited by applicant]
US 10510951B1 · Yu et al. · 2019 [cited by applicant]
US 11614642B2 · Castillo · 2023 [cited by examiner]
US 11882684B2 · Widjaja et al. · 2024 [cited by applicant]
US 11882708B2 · Seo · 2024 [cited by applicant]
US 20040203183A1 · Cho et al. · 2004 [cited by applicant]
US 20050161747A1 · Lung et al. · 2005 [cited by applicant]
US 20070242504A1 · Wicker · 2007 [cited by applicant]
US 20080048213A1 · Liu · 2008 [cited by applicant]
US 20090057643A1 · Chen · 2009 [cited by applicant]
US 20090184306A1 · Mathew et al. · 2009 [cited by applicant]
US 20090184309A1 · Mathew et al. · 2009 [cited by applicant]
US 20100006814A1 · Chen et al. · 2010 [cited by applicant]
US 20140264244A1 · Hong et al. · 2014 [cited by applicant]
US 20180090542A1 · Gourvest · 2018 [cited by examiner]
US 20190131520A1 · Morin et al. · 2019 [cited by applicant]
US 20190131521A1 · Morin et al. · 2019 [cited by applicant]
US 20190140176A1 · Arnaud et al. · 2019 [cited by applicant]
US 20190267543A1 · Katono et al. · 2019 [cited by applicant]
US 20190312088A1 · Boivin et al. · 2019 [cited by applicant]
US 20190326510A1 · Boivin · 2019 [cited by examiner]
US 20190386213A1 · Lai et al. · 2019 [cited by applicant]
US 20200066978A1 · Jeon et al. · 2020 [cited by applicant]
US 20200066985A1 · Park et al. · 2020 [cited by applicant]
US 20200075854A1 · Park et al. · 2020 [cited by applicant]
US 20200098989A1 · Canvel et al. · 2020 [cited by applicant]
US 20200136036A1 · Wu et al. · 2020 [cited by applicant]
US 20200152870A1 · Lin et al. · 2020 [cited by applicant]
US 20200161370A1 · Kuo · 2020 [cited by applicant]
US 20200168792A1 · Song · 2020 [cited by examiner]
US 20200328347A1 · Leobandung · 2020 [cited by applicant]
US 20200395537A1 · Ok et al. · 2020 [cited by applicant]
US 20200411695A1 · Sung et al. · 2020 [cited by applicant]
US 20210013095A1 · Tran et al. · 2021 [cited by applicant]
US 20210091307A1 · BrightSky · 2021 [cited by examiner]
US 20210104665A1 · Heo · 2021 [cited by examiner]
US 20220140233A1 · Boivin · 2022 [cited by applicant]
US 20240023468A1 · Fleury et al. · 2024 [cited by applicant]
CN 101626060A · 2010 [cited by applicant]
CN 110943161A · 2020 [cited by applicant]
CN 113555501A · 2021 [cited by applicant]
KR 20070094194A · 2007 [cited by applicant]
WO WO2004057618A2 · 2004 [cited by applicant]
WO WO2021176908A1 · 2021 [cited by applicant]
Gao et al., “The ovonic threshold switching Characteristics in SixTe1-X based selector devices,” [cited by applicant]
Kim et al., “High-performance, cost effective 2z nm two-deck cross-point memory integrated by self-align scheme for 128 Gb SCM,” IEEE International Electron Devices Meeting (IE-DM), Dec. 1-5, 2018, San Francisco, Califo… [cited by applicant]
Hou, “Magnetic thin film Fe ring structures and devices,” dissertation, University of Washington, 2014, 178 pages. [cited by applicant]
Verdy et al., “Improved Electrical Performance Thanks to Sb and N Doping in Se-Rich GeSe-Based OTS Selector Devices,” 2017 IEEE International Memory workshop (IMW), Monterey, CA, USA, 2017, pp. 1-4. [cited by applicant]