IP Library Granted Patent US 12,471,370
Granted Patent B2
US 12,471,370 · App. 17/639,316 · Granted Nov 11, 2025

Array substrate, method for manufacturing array substrate and display device

Inventors: Xinxiu Zhang (Beijing, CN); Huayu Sang (Beijing, CN); Xue Zhao (Beijing, CN); Xiaodong Xie (Beijing, CN); Tengfei Zhong (Beijing, CN); Wenjie Xu (Beijing, CN); Min He (Beijing, CN); Bin Pang (Beijing, CN); Qiang Ji (Beijing, CN); Jin Zhang (Beijing, CN)
Assignees: HEFEI XINSHENG OPTOELECTRONICS TECHNOLOGY CO., LTD.; BEIJING BOE TECHNOLOGY DEVELOPMENT CO., LTD.
H10D86/60H01L25/0753H01L25/167H10D86/443H10H20/857H10H20/0364
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 12,471,370
App. No.
17/639,316
Granted
Nov 11, 2025
Kind
B2
Abstract

An array substrate includes: a substrate, a first conductive layer, a second conductive layer and at least two organic insulating layers; the first conductive layer is provided on a side of the substrate; the second conductive layer is provided on a side of the first conductive layer away from the substrate, and an orthographic projection of the second conductive layer on the substrate has an overlapped region with an orthographic projection of the first conductive layer on the substrate, the overlapped region includes a via region and a routing region; the at least two organic insulating layers are provided between the first conductive layer and the second conductive layer, and an orthographic projection of the at least two organic insulating layers on the substrate is overlapped with an orthographic projection of the routing region.

Claims (55)

1 . An array substrate, comprising:

a substrate;

a first conductive layer, provided on a side of the substrate;

a second conductive layer, provided on a side of the first conductive layer away from the substrate, wherein an orthographic projection of the second conductive layer on the substrate has an overlapped region with an orthographic projection of the first conductive layer on the substrate, and the overlapped region comprises a via region and a routing region; and

at least two organic insulating layers, provided between the first conductive layer and the second conductive layer, and an orthographic projection of the at least two organic insulating layers on the substrate is overlapped with an orthographic projection of the routing region;

wherein the first conductive layer comprises a plurality of conductive portions, the second conductive layer comprises a plurality of pads, and an orthographic projection of at least a part of the pads on the substrate is not overlapped with an orthographic projection of the conductive portions on the substrate.

2 . The array substrate according to claim 1 , wherein the at least two organic insulating layers comprise:

a first organic insulating layer, provided on the side of the first conductive layer away from the substrate; and

a second organic insulating layer, provided on a side of the first organic insulating layer away from the substrate, wherein an orthographic projection of the second organic insulating layer on the substrate is located within the orthographic projection of the routing region, or wherein the second organic insulating layer is provided as a whole layer.

3 . The array substrate according to claim 2 , wherein the orthographic projection of the second organic insulating layer on the substrate is located within an orthographic projection of the first organic insulating layer on the substrate.

4 . The array substrate according to claim 2 , further comprising:

a first inorganic insulating layer, provided between the first conductive layer and the first organic insulating layer.

5 . The array substrate according to claim 2 , further comprising:

a second inorganic insulating layer, provided between the first organic insulating layer and the second organic insulating layer.

6 . The array substrate according to claim 2 , wherein the first conductive layer comprises a bonding portion, an orthographic projection of the bonding portion on the substrate is overlapped with the orthographic projection of the first organic insulating layer on the substrate, and the orthographic projection of the bonding portion on the substrate is not overlapped with the orthographic projection of the second organic insulating layer on the substrate.

7 . The array substrate according to claim 6 , wherein a thickness of the first organic insulating layer is less than a thickness of the second organic insulating layer.

8 . The array substrate according to claim 1 , wherein the first conductive layer comprises a bonding portion, and an orthographic projection of the bonding portion on the substrate is overlapped with an orthographic projection of only one of the at least two organic insulating layers on the substrate.

9 . The array substrate according to claim 1 , wherein the at least two organic insulating layers have different thicknesses.

10 . A method for manufacturing an array substrate, comprising:

provide a substrate;

forming a first conductive layer on a side of the substrate;

forming at least two organic insulating layers on a side of the first conductive layer away from the substrate; and

forming a second conductive layer on a side of the at least two organic insulating layers away from the substrate, wherein an orthographic projection of the second conductive layer on the substrate has a overlapped region with an orthographic projection of the first conductive layer on the substrate, the overlapped region comprises a via region and a routing region; and an orthographic projection of the at least two organic insulating layers on the substrate is overlapped with an orthographic projection of the routing region;

wherein the first conductive layer comprises a plurality of conductive portions, the second conductive layer comprises a plurality of pads, and an orthographic projection of at least a part of the pads on the substrate is not overlapped with an orthographic projection of the conductive portions on the substrate.

11 . The manufacturing method according to claim 10 , wherein forming the at least two organic insulating layers on the side of the first conductive layer away from the substrate comprises:

forming a first organic insulating layer on the side of the first conductive layer away from the substrate;

forming a second organic insulating material layer on a side of the first organic insulating layer away from the substrate; and

forming a second organic insulating layer by patterning the second organic insulating material layer though a first mask used for forming the first conductive layer and a second mask used for forming the second conductive layer.

12 . The manufacturing method according to claim 10 , wherein forming the at least two organic insulating layers on the side of the first conductive layer away from the substrate comprises:

forming a first organic insulating layer on the side of the first conductive layer away from the substrate; and

forming, on a side of the first organic insulating layer away from the substrate, a second organic insulating layer provided as a whole layer.

13 . The manufacturing method according to claim 12 , further comprising:

forming a first inorganic insulating material layer on the side of the first conductive layer away from the substrate;

forming a first organic insulating layer on a side of the first inorganic insulating material layer away from the substrate; and

forming a first inorganic insulating layer by patterning the first inorganic insulating material layer with the first organic insulating layer serving as a mask.

14 . The manufacturing method according to claim 13 , further comprising:

forming a second inorganic insulating material layer on the side of the first organic insulating layer away from the substrate;

forming the second organic insulating layer on a side of the second inorganic insulating material layer away from the substrate; and

forming a second inorganic insulating layer by patterning the second inorganic insulating material layer with the second organic insulating layer serving as a mask.

15 . The manufacturing method according to claim 12 , further comprising:

forming a second inorganic insulating material layer on the side of the first organic insulating layer away from the substrate;

forming the second organic insulating layer on a side of the second inorganic insulating material layer away from the substrate; and

forming a second inorganic insulating layer by patterning the second inorganic insulating material layer with the second organic insulating layer serving as a mask.

16 . A display device, comprising an array substrate, wherein the array substrate comprises:

a substrate;

a first conductive layer, provided on a side of the substrate;

a second conductive layer, provided on a side of the first conductive layer away from the substrate, wherein an orthographic projection of the second conductive layer on the substrate has an overlapped region with an orthographic projection of the first conductive layer on the substrate, and the overlapped region comprises a via region and a routing region; and

at least two organic insulating layers, provided between the first conductive layer and the second conductive layer, and an orthographic projection of the at least two organic insulating layers on the substrate is overlapped with an orthographic projection of the routing region;

wherein the first conductive layer comprises a plurality of conductive portions, the second conductive layer comprises a plurality of pads, and an orthographic projection of at least a part of the pads on the substrate is not overlapped with an orthographic projection of the conductive portions on the substrate.

17 . The display device according to claim 16 , wherein the at least two organic insulating layers comprise:

a first organic insulating layer, provided on the side of the first conductive layer away from the substrate; and

a second organic insulating layer, provided on a side of the first organic insulating layer away from the substrate, wherein an orthographic projection of the second organic insulating layer on the substrate is located within the orthographic projection of the routing region.

18 . The display device according to claim 16 , wherein the at least two organic insulating layers comprise:

a first organic insulating layer, provided on the side of the first conductive layer away from the substrate; and

a second organic insulating layer, provided on a side of the first organic insulating layer away from the substrate, wherein the second organic insulating layer is provided as a whole layer.

Assignments (2)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Sep 18, 2025
From: BOE TECHNOLOGY GROUP CO., LTD.
To: BEIJING BOE TECHNOLOGY DEVELOPMENT CO., LTD.
Reel/Frame 072804/0609 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Feb 28, 2022
From: ZHANG, XINXIU; SANG, HUAYU; ZHAO, XUE; XIE, XIAODONG; ZHONG, TENGFEI; XU, WENJIE; HE, MIN; PANG, BIN; JI, QIANG; ZHANG, JIN
To: HEFEI XINSHENG OPTOELECTRONICS TECHNOLOGY CO., LTD.; BOE TECHNOLOGY GROUP CO., LTD.
Reel/Frame 059124/0128 →
Continuity (1)
Related Publication 20240047481A1 · Feb 8, 2024
References Cited (49)
US 7042024B2 · Yamazaki et al. · 2006 [cited by applicant]
US 7053972B2 · Lim · 2006 [cited by applicant]
US 7442963B2 · Yamazaki et al. · 2008 [cited by applicant]
US 7522225B2 · Lim · 2009 [cited by applicant]
US 7709846B2 · Yamazaki et al. · 2010 [cited by applicant]
US 7939835B2 · Yamazaki et al. · 2011 [cited by applicant]
US 8174029B2 · Yamazaki et al. · 2012 [cited by applicant]
US 8779296B2 · Katsui et al. · 2014 [cited by applicant]
US 8787949B2 · Yamazaki et al. · 2014 [cited by applicant]
US 9563117B2 · Hung · 2017 [cited by applicant]
US 9748436B2 · Yamazaki et al. · 2017 [cited by applicant]
US 10396236B2 · Yamazaki et al. · 2019 [cited by applicant]
US 10516010B2 · Yamazaki et al. · 2019 [cited by applicant]
US 10969687B2 · Wang et al. · 2021 [cited by applicant]
US 20030089991A1 · Yamazaki et al. · 2003 [cited by applicant]
US 20050041191A1 · Lim · 2005 [cited by applicant]
US 20060006424A1 · Yamazaki et al. · 2006 [cited by applicant]
US 20060125996A1 · Lim · 2006 [cited by applicant]
US 20090256467A1 · Yamazaki et al. · 2009 [cited by applicant]
US 20100201662A1 · Yamazaki et al. · 2010 [cited by applicant]
US 20110127524A1 · Yamazaki · 2011 [cited by examiner]
US 20110180801A1 · Yamazaki et al. · 2011 [cited by applicant]
US 20120120616A1 · Katsui et al. · 2012 [cited by applicant]
US 20120228643A1 · Yamazaki et al. · 2012 [cited by applicant]
US 20130248854A1 · Yamazaki et al. · 2013 [cited by applicant]
US 20150008439A1 · Yamazaki et al. · 2015 [cited by applicant]
US 20160299418A1 · Hung · 2016 [cited by applicant]
US 20170352777A1 · Yamazaki et al. · 2017 [cited by applicant]
US 20190109259A1 · Yamazaki et al. · 2019 [cited by applicant]
US 20190157499A1 · Yamazaki et al. · 2019 [cited by applicant]
US 20190187562A1 · Wang et al. · 2019 [cited by applicant]
US 20200142561A1 · Lu · 2020 [cited by examiner]
US 20210043714A1 · Wang et al. · 2021 [cited by applicant]
CN 1429055A · 2003 [cited by applicant]
CN 102473369A · 2012 [cited by applicant]
CN 102640292A · 2012 [cited by applicant]
CN 104465652A · 2015 [cited by applicant]
CN 106154757A · 2016 [cited by applicant]
CN 104465652B · 2018 [cited by applicant]
CN 109742091A · 2019 [cited by applicant]
CN 109935515A · 2019 [cited by applicant]
CN 111524910A · 2020 [cited by applicant]
CN 111952323A · 2020 [cited by applicant]
CN 112056005A · 2020 [cited by applicant]
CN 112505964A · 2021 [cited by applicant]
EP 2461309A1 · 2012 [cited by applicant]
WO 2011065208A1 · 2011 [cited by applicant]
WO 2019215863A1 · 2019 [cited by applicant]
Written Opinion from PCT/CN2021/087866 dated Jan. 20, 2022. [cited by applicant]