IP Library Granted Patent US 12,484,262
Granted Patent B2
US 12,484,262 · App. 17/528,279 · Granted Nov 25, 2025

Tunnel field effect transistor devices

Inventors: Alexander Reznicek (Troy, NY); Bahman Hekmatshoartabari (White Plains, NY); Ruilong Xie (Niskayuna, NY); ChoongHyun Lee (Chigasaki, JP)
Assignee: International Business Machines Corporation
H10D48/383H01L21/02532H01L21/0259H01L21/2252H10D30/031H10D30/6713H10D30/6729H10D30/6735H10D30/6741H10D30/6757H10D62/118H10D64/017H10D64/018
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 12,484,262
App. No.
17/528,279
Granted
Nov 25, 2025
Kind
B2
Abstract

A semiconductor tunnel FET (field effect transistor) including a plurality of nanosheet channels disposed between a first source/drain region and a second source/drain region. The first source/drain region includes a p-type material; and the second source/drain region includes an n-type material.

Claims (14)

1 . A semiconductor nanosheet tunnel FET (field effect transistor) comprising

a plurality of nanosheet channels disposed between a first source/drain region and a second source/drain region;

wherein the first source/drain region comprises a p-type material;

wherein the second source/drain region comprises an n-type material; and

wherein the nanosheet channels adjacent to the n-type material comprise n-type dopants.

2 . The nanosheet tunnel FET according to claim 1 further comprising inner spacers disposed between otherwise adjacent nanosheet channels.

3 . The nanosheet tunnel FET according to claim 1 , further comprising independent first source/drain and second source/drain electrical contacts.

4 . The nanosheet tunnel FET according to claim 1 wherein the p-type material comprises a SiGe:B doped material.

5 . The nanosheet tunnel FET according to claim 1 wherein the n-type material comprises a Si:P doped material.

6 . The nanosheet tunnel FET according to claim 1 further comprising a high-k metal gate structure around the nanosheet channels.

7 . The nanosheet FET according to claim 1 , wherein the nanosheet channels comprise a p-type dopant.

8 . The nanosheet FET according to claim 1 , wherein a nanosheet channel portion of the plurality of nanosheet channels adjacent to the first source/drain region comprise a p-type dopant and a nanosheet channel portion of the plurality of nanosheet channels adjacent to the second source/drain region comprises an n-type dopant.

9 . The nanosheet FET according to claim 1 , wherein the first source/drain region comprises a p-type dopant concentration between about 1×10 19 /cm3 to about 1×10 2 /cm3.

10 . The nanosheet FET according to claim 1 , wherein the second source/drain region comprises n n-type dopant concentration between about 1×10 20 /cm3 to about 1×10 21 /cm3.

Assignments (1)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Nov 17, 2021
From: REZNICEK, ALEXANDER; HEKMATSHOARTABARI, BAHMAN; XIE, RUILONG; LEE, CHOONGHYUN
To: INTERNATIONAL BUSINESS MACHINES CORPORATION
Reel/Frame 058135/0643 →
Continuity (1)
Related Publication 20230155009A1 · May 18, 2023
References Cited (24)
US 5278444A · Lieneweg · 1994 [cited by applicant]
US 6759904B2 · Behzad · 2004 [cited by applicant]
US 7235862B2 · Bulucea · 2007 [cited by applicant]
US 9071244B2 · Poulton · 2015 [cited by applicant]
US 9136061B2 · Tesson · 2015 [cited by applicant]
US 9502586B1 · Kim · 2016 [cited by applicant]
US 9647098B2 · Obradovic · 2017 [cited by applicant]
US 10181381B2 · Al-Hazmi · 2019 [cited by applicant]
US 10243002B2 · Leobandung · 2019 [cited by applicant]
US 10460788B2 · Müller · 2019 [cited by applicant]
US 10522664B2 · Byun · 2019 [cited by applicant]
US 10535784B2 · Wright · 2020 [cited by applicant]
US 10600881B2 · Yang · 2020 [cited by applicant]
US 20130313683A1 · Gunawan · 2013 [cited by applicant]
US 20150364542A1 · Rodder · 2015 [cited by applicant]
US 20160020305A1 · Obradovic · 2016 [cited by examiner]
US 20190067459A1 · Balakrishnan · 2019 [cited by examiner]
US 20200411518A1 · Fulford · 2020 [cited by applicant]
EP 2693478B1 · 2019 [cited by applicant]
KR 101838910B1 · 2018 [cited by applicant]
List of IBM Patents or Patent Applications Treated as Related, filed herewith, pp. 1-2. [cited by applicant]
Shim et al., “Symmetric Varactor in 130-nm CMOS for Frequency Multiplier Applications,” in IEEE Electron Device Letters, vol. 32, No. 4, pp. 470-472, Apr. 2011, doi: 10.1109/LED.2011.2108994. [cited by applicant]
U.S. Appl. No. 17/528,391, filed Nov. 17, 2021. [cited by applicant]
US Patent Application Serial No. 17/528,391, filed Nov. 16, 2021. [cited by applicant]