IP Library › Granted Patent US 12,487,619
Granted Patent B2
US 12,487,619 · App. 18/109,805 · Granted Dec 2, 2025

LDO output power-on glitch removal circuit

Inventors: Lynn Yun Kong (Lexington, MA); Yi Yang (Malden, MA); Bo Zhou (Acton, MA)
Assignee: Skyworks Solutions, Inc.
G05F1/575G05F1/468G05F1/571G05F3/262
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 12,487,619
App. No.
18/109,805
Granted
Dec 2, 2025
Kind
B2
Abstract

A voltage regulator circuit for supplying a voltage to an input of a subsequent circuit element, the voltage regulator circuit comprising: a power supply, an output adapted to deliver a regulated output voltage, a first transistor connected between the power supply and the output for controlling the output voltage, a differential amplifier configured to provide a feedback to the first transistor, a protective circuit which is coupled to the gate of the first transistor and configured to control the first transistor, such that the turn-on of the first transistor is delayed and any overshoot output voltage is avoided at the output during an initial charging up phase after the power supply is turned on.

Claims (34)

1 . A voltage regulator circuit for supplying a voltage to an input of a subsequent circuit element, the voltage regulator circuit comprising:

a power supply;

an output adapted to deliver a regulated output voltage;

a first transistor connected between the power supply and the output for controlling the regulated output voltage;

a differential amplifier configured to provide a feedback from the output to the first transistor; and

a protective circuit which is coupled through a second transistor to the first transistor and is configured to control the first transistor, such that a turn-on of the first transistor is delayed and any overshoot output voltage is avoided at the output during an initial charging up phase after the power supply is turned on, the second transistor connected between the power supply and the first transistor, the protective circuit configured, through a third transistor, to turn on the second transistor, the third transistor coupled between a bandgap voltage and a control input of the second transistor.

2 . The voltage regulator circuit of claim 1 wherein the protective circuit provides a signal to a control input of the first transistor to depress an instantaneous voltage at the control input compared with the instantaneous voltage at the power supply.

3 . The voltage regulator circuit of claim 2 wherein the second transistor is positioned with a drain of the second transistor connected to the first transistor, a source of the second transistor connected to the power supply, and a gate of the second transistor connected to the protective circuit.

4 . The voltage regulator circuit of claim 3 wherein the protective circuit generates a signal that pulls the voltage at the gate of the second transistor low, so that the second transistor is turned on.

5 . The voltage regulator circuit of claim 4 wherein the second transistor is turned on when the bandgap voltage is low.

6 . The voltage regulator circuit of claim 1 wherein the protective circuit further includes an inverter which has an input connected to the bandgap voltage and an output connected to a control input of the third transistor.

7 . The voltage regulator circuit of claim 1 wherein the differential amplifier includes a differential pair that includes two transistors connected through their two sources.

8 . The voltage regulator circuit of claim 7 wherein the two transistors comprise a first input of a reference voltage and a second input of a feedback voltage, and an output of control signal for the first transistor.

9 . The voltage regulator circuit of claim 1 further comprising a current mirror established between the power supply and a differential pair of the differential amplifier.

10 . The voltage regulator circuit of claim 1 further comprising an RC compensation circuit established between a gate and a drain of the first transistor.

11 . The voltage regulator circuit of claim 1 further comprising a current biasing component established between a differential pair of the differential amplifier and Ground.

12 . The voltage regulator circuit of claim 11 wherein the current biasing component includes a large resistance.

13 . The voltage regulator circuit of claim 11 wherein the current biasing component includes a current mirror.

14 . A method of controlling a voltage regulator circuit for supplying a voltage to an input of a subsequent circuit element, the method comprising:

coupling a protective circuit to a first transistor through a second transistor, the first transistor connected between a power supply and an output of the voltage regulator circuit, the second transistor connected between the power supply and the first transistor;

operating the protective circuit by a bandgap voltage, an output of the protective circuit coupled to a control input of the second transistor; and

providing a signal from the protective circuit through the second transistor to the first transistor, such that a turn-on of the first transistor is delayed and any overshoot output voltage is avoided during charging of the power supply.

15 . The method of controlling a voltage regulator circuit of claim 14 further comprising providing the signal from the protective circuit to a gate of the first transistor to depress an instantaneous voltage at the gate of the first transistor compared with the instantaneous voltage at the power supply.

16 . The method of controlling a voltage regulator of claim 15 wherein the second transistor is positioned such that a drain of the second transistor is connected to the first transistor, a source of the second transistor connected to the power supply, and a gate of the second transistor connected to the protective circuit.

17 . The method of controlling a voltage regulator of claim 16 further comprising generating a signal, by the protective circuit, that pulls the voltage at the gate of the second transistor low, so that the second transistor is turned on.

18 . The method of controlling a voltage regulator of claim 17 wherein the second transistor is turned on when the bandgap voltage is low.

19 . The method of controlling a voltage regulator of claim 14 further comprising connecting an inverter between the bandgap voltage and a third transistor.

20 . The method of controlling a voltage regulator of claim 14 further comprising, with a differential amplifier including a differential pair of transistors, providing a feedback from the output to the first transistor, the differential pair of transistors including two transistors connected through their two sources.

21 . An electronic device comprising a voltage regulator circuit for supplying a voltage to an input of a subsequent circuit element, the voltage regulator circuit comprising:

a power supply;

an output adapted to deliver a regulated output voltage;

a first transistor connected between the power supply and the output for controlling the regulated output voltage;

a differential amplifier configured to provide a feedback to the first transistor; and

a protective circuit which is coupled through a second transistor to a control input of the first transistor and is configured to control the first transistor, such that a turn-on the first transistor is delayed and any overshoot output voltage is avoided at the output during an initial charging up phase after the power supply is turned on, the second transistor connected between the power supply and the first transistor, the protective circuit having an input connected to a bandgap voltage and an output connected to the second transistor.

Assignments (1)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Mar 24, 2024
From: KONG, LYNN YUN; YANG, YI; ZHOU, BO
To: SKYWORKS SOLUTIONS, INC.
Reel/Frame 066880/0435 →
Continuity (2)
Provisional Application 63310380 · Feb 15, 2022
Related Publication 20230280774A1 · Sep 7, 2023
References Cited (62)
US 9812958B2 · Utsunomiya · 2017 [cited by examiner]
US 11749317B2 · Chuang · 2023 [cited by examiner]
US 20050248331A1 · Whittaker · 2005 [cited by applicant]
US 20060038709A1 · Lu et al. · 2006 [cited by applicant]
US 20080079501A1 · Hulfachor · 2008 [cited by applicant]
US 20080203478A1 · Prikhodko et al. · 2008 [cited by applicant]
US 20100181972A1 · Kawagoshi · 2010 [cited by examiner]
US 20100201331A1 · Imura · 2010 [cited by examiner]
US 20100229143A1 · Shi · 2010 [cited by applicant]
US 20100253397A1 · Badillo · 2010 [cited by applicant]
US 20120019288A1 · Badillo · 2012 [cited by applicant]
US 20120098333A1 · Zhou et al. · 2012 [cited by applicant]
US 20140070778A1 · Nihei · 2014 [cited by examiner]
US 20150326204A1 · Cho et al. · 2015 [cited by applicant]
US 20160126832A1 · Zhou et al. · 2016 [cited by applicant]
US 20160127008A1 · Obkircher et al. · 2016 [cited by applicant]
US 20160291620A1 · Zhou et al. · 2016 [cited by applicant]
US 20170033771A1 · Cho et al. · 2017 [cited by applicant]
US 20170033772A1 · Domino · 2017 [cited by applicant]
US 20170052553A1 · Gebeyehu et al. · 2017 [cited by applicant]
US 20170077916A1 · Zhou · 2017 [cited by applicant]
US 20170077982A1 · Obkircher et al. · 2017 [cited by applicant]
US 20170163218A1 · Gorbachov et al. · 2017 [cited by applicant]
US 20170279483A1 · Obkircher et al. · 2017 [cited by applicant]
US 20170300076A1 · Liang et al. · 2017 [cited by applicant]
US 20180034661A1 · Zhou et al. · 2018 [cited by applicant]
US 20180047670A1 · Zhou · 2018 [cited by applicant]
US 20180120881A1 · Gebeyehu et al. · 2018 [cited by applicant]
US 20180151240A1 · Zhou et al. · 2018 [cited by applicant]
US 20180158533A1 · Zhou et al. · 2018 [cited by applicant]
US 20180336955A1 · Zhou et al. · 2018 [cited by applicant]
US 20190027333A1 · Zhou et al. · 2019 [cited by applicant]
US 20190165747A1 · Couglar et al. · 2019 [cited by applicant]
US 20190180833A1 · Zhou et al. · 2019 [cited by applicant]
US 20190196525A1 · Zhou · 2019 [cited by applicant]
US 20190229682A1 · Gorbachov et al. · 2019 [cited by applicant]
US 20190243403A1 · Gebeyehu et al. · 2019 [cited by applicant]
US 20190295672A1 · Zhou et al. · 2019 [cited by applicant]
US 20190318793A1 · Zhou et al. · 2019 [cited by applicant]
US 20190354126A1 · Ogura · 2019 [cited by examiner]
US 20200091902A1 · Zhou et al. · 2020 [cited by applicant]
US 20200161965A1 · Zhou et al. · 2020 [cited by applicant]
US 20200272182A1 · Liang et al. · 2020 [cited by applicant]
US 20200350247A1 · Zhou et al. · 2020 [cited by applicant]
US 20200401177A1 · Liang et al. · 2020 [cited by applicant]
US 20210175038A1 · Zhou · 2021 [cited by applicant]
US 20220004213A1 · Zhou · 2022 [cited by applicant]
US 20220187861A1 · Zsolczai et al. · 2022 [cited by applicant]
US 20220187862A1 · Onódy et al. · 2022 [cited by applicant]
US 20220253081A1 · Liang et al. · 2022 [cited by applicant]
US 20220334606A1 · Liang et al. · 2022 [cited by applicant]
US 20220336178A1 · Zhou · 2022 [cited by applicant]
US 20220351756A1 · Chuang · 2022 [cited by examiner]
US 20220413533A1 · Liang et al. · 2022 [cited by applicant]
US 20230006055A1 · Kwok et al. · 2023 [cited by applicant]
US 20230006056A1 · Kwok et al. · 2023 [cited by applicant]
US 20230085532A1 · Zhou et al. · 2023 [cited by applicant]
US 20230100609A1 · Liang et al. · 2023 [cited by applicant]
US 20230104495A1 · Kong et al. · 2023 [cited by applicant]
US 20230130733A1 · Zhang · 2023 [cited by examiner]
CN 109428487B · 2023 [cited by examiner]
WO WO2019119264A1 · 2019 [cited by examiner]